## High-Current, High & Low-Side, Gate-Drive IC

# FAN7391

#### Description

The FAN7391 is a monolithic high– and low–side gate–drive IC, which can drive high–speed MOSFETs and IGBTs that operate up to +600 V. It has a buffered output stage with all NMOS transistors designed for high pulse current driving capability and minimum cross–conduction.

High-voltage process and common-mode noise-canceling techniques provide stable operation of the high-side driver under high-dv/dt noise circumstances. An advanced level-shift circuit offers high-side gate driver operation up to  $V_S = -9.8$  V (typical) for  $V_{BS} = 15$  V.

The advanced input filter of HIN provides protection against short-pulsed input signals caused by noise.

The UVLO circuit prevents malfunction when  $V_{DD}$  and  $V_{BS}$  are lower than the specified threshold voltage.

The high-current and low-output voltage-drop feature makes this device suitable for the PDP sustain pulse driver, motor driver, switching mode power supply, and high-power DC-DC converter applications.

#### Features

- Floating Channels for Bootstrap Operation to +600 V
- Typically 4.5 A / 4.5 A Sourcing / Sinking Current Driving Capability
- Common–Mode dv/dt Noise–Canceling Circuit
- Built-in Under-Voltage Lockout for Both Channels
- Built-in Advanced Input Filter
- Matched Propagation Delay for Both Channels
- Logic (V<sub>SS</sub>) and Power (COM) Ground ±5 V Offset
- 3.3 V and 5 V Input Logic Compatible
- Output In-Phase with Input
- This is a Pb–Free Device

#### Applications

- Plasma Display Panel (PDP) Sustain Driver
- High-Intensity Discharge (HID) Lamp Ballast
- Switching Mode Power Supply (SMPS)
- Motor Driver

#### **Related Resources**

- <u>AN-6076</u> Design and Application Guide of Bootstrap Circuit for High–Voltage Gate–Drive IC
- <u>AN-9052</u> Design Guide for Selection of Bootstrap Components
- <u>AN-8102</u> Recommendations to Avoid Short Pulse Width Issues in HVIC Gate Driver Applications




## **ON Semiconductor®**

www.conseeni.iccm



SOIC14 14-SOP CASE 751EF

#### MARKING DIAGRAM



#### ORDERING INFORMATION

See detailed ordering and shipping information on page 13 of this data sheet.

## **TYPICAL APPLICATION CIRCUIT**




Figure 1. Application Circuit for Half-Bridge

## INTERNAL BLOCK DIAGRAM




Figure 2. Functional Block Diagram

## **PIN CONFIGURATION**




Figure 3. Pin Assignments (Top View)

PIN	DEFIN	IITIONS
-----	-------	---------

14–Pin	Name	Description	
1	HIN	Logic Input for High-Side Gate Driver Output	
2	LIN	Logic Input for Low-Side Gate Driver Output	
3	V <sub>SS</sub>	Logic Ground	
5	СОМ	Low-Side Driver Return	
6	LO	Low-Side Driver Output	
7	V <sub>DD</sub>	Low-Side and Logic Part Supply Voltage	
11	V <sub>S</sub>	High-Voltage Floating Supply Return	
12	НО	High-Side Driver Output	
13	VB	High-Side Floating Supply	
4, 8, 9, 10, 14	NC	No Connect	

Symbol	Characteristics	Min	Мах	Unit
VS	High-Side Floating Supply Offset Voltage	V <sub>B</sub> – V <sub>SHUNT</sub>	V <sub>B</sub> + 0.3	V
VB	High-Side Floating Supply Voltage	-0.3	625.0	V
V <sub>HO</sub>	High-Side Floating Output Voltage, HO Pin	V <sub>S</sub> – 0.3	V <sub>B</sub> + 0.3	V
V <sub>DD</sub>	Low-Side and Logic Fixed Supply Voltage	-0.3	V <sub>SHUNT</sub>	V
V <sub>LO</sub>	Low-Side Output Voltage, LO Pin	-0.3	V <sub>DD</sub> + 0.3	V
V <sub>IN</sub>	Logic Input Voltage (HIN and LIN)	V <sub>SS</sub> – 0.3	V <sub>DD</sub> + 0.3	V
$V_{SS}$	Logic Ground	V <sub>DD</sub> – 25	V <sub>DD</sub> + 0.3	V
dV <sub>S</sub> /dt	Allowable Offset Voltage Slew Rate	-	50	V/ns
P <sub>D</sub> (Note 1, 2, 3)	Power Dissipation	-	1.0	W
$\theta_{JA}$	Thermal Resistance, Junction-to-Ambient	-	110	°C/W
TJ	Junction Temperature	-	+150	°C
T <sub>STG</sub>	Storage Temperature	-	+150	°C

#### ABSOLUTE MAXIMUM RATINGS (T<sub>A</sub> = 25°C, unless otherwise noted)

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected. 1. Mounted on  $76.2 \times 114.3 \times 1.6 \text{ mm PCB}$  (FR-4 glass epoxy material).

Refer to the following standards: JESD51–2: Integral circuits thermal test method environmental conditions – natural convection; and

JESD51-3: Low effective thermal conductivity test board for leaded surface-mount packages.

3. Do not exceed P<sub>D</sub> maximum under any circumstances.

#### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Мах	Unit
VB	High-Side Floating Supply Voltage	V <sub>S</sub> + 10	V <sub>S</sub> + 20	V
Vs	High-Side Floating Supply Offset Voltage	6 – V <sub>DD</sub>	600	V
V <sub>HO</sub>	High-Side Output Voltage	V <sub>S</sub>	V <sub>B</sub>	V
V <sub>DD</sub>	Low-Side and Logic Supply Voltage	10	20	V
V <sub>LO</sub>	Low-Side Output Voltage	СОМ	V <sub>DD</sub>	V
V <sub>IN</sub>	Logic Input Voltage (HIN and LIN)	V <sub>SS</sub>	V <sub>DD</sub>	V
T <sub>A</sub>	Operating Ambient Temperature	-40	+125	°C
PW <sub>HIN</sub>	Pulse Width of Logic Input for High-Side Gate Driver	100	-	ns

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.


ELECTRICAL CHARACTERISTICS (V <sub>BIAS</sub> (V <sub>DD</sub> , V <sub>BS</sub> ) = 15.0 V, V <sub>S</sub> = V <sub>SS</sub> = COM, T <sub>A</sub> = 25°C, unless otherwise specified. The V <sub>IL</sub> ,
$V_{IH}$ , and $I_{IN}$ parameters are referenced to $V_{SS}$ /COM and are applicable to the respective input signals HIN and LIN. The $V_O$ and $I_O$
parameters are referenced to COM and V <sub>S</sub> is applicable to the respective output signals HO and LO.)


Symbol	Characteristics	Condition	Min	Тур	Max	Unit
OWER SL	IPPLY SECTION (V <sub>DD</sub> AND V <sub>BS</sub> )			•	•	
V <sub>DDUV+</sub> V <sub>BSUV+</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under–Voltage Positive–Going Threshold		8.0	8.8	9.8	V
V <sub>DDUV-</sub> V <sub>BSUV-</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under–Voltage Negative–Going Threshold		7.4	8.3	9.0	
V <sub>DDUVH</sub> V <sub>BSUVH</sub>	V <sub>DD</sub> and V <sub>BS</sub> Supply Under–Voltage Lockout Hysteresis Voltage		-	0.5	-	
I <sub>LK</sub>	Offset Supply Leakage Current	V <sub>B</sub> = V <sub>S</sub> = 600 V	-	-	50	μA
I <sub>QBS</sub>	Quiescent V <sub>BS</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	-	45	80	
I <sub>QDD</sub>	Quiescent V <sub>DD</sub> Supply Current	V <sub>IN</sub> = 0 V or 5 V	-	75	110	
I <sub>PBS</sub>	Operating V <sub>BS</sub> Supply Current	f <sub>IN</sub> = 20 kHz, rms value	-	530	640	μA
I <sub>PDD</sub>	Operating V <sub>DD</sub> Supply Current	f <sub>IN</sub> = 20 kHz, rms value	-	530	640	
HUNT RE	GULATOR SECTION					
V <sub>SHUNT</sub>	$V_{\text{DD}}$ and $V_{\text{BS}}$ Shunt Regulator Clamping Voltage	$V_{DD}$ = Sweep or $V_{BS}$ = Sweep, I <sub>SHUNT</sub> = 5 mA	21	23	25	V
OGIC INP	UT SECTION (HIN, LIN)					
VIH	Logic "1" Input Voltage		2.5	-	-	V
VIL	Logic "0" Input Voltage		-	-	1.2	
I <sub>IN+</sub>	Logic "1" Input Bias Current	V <sub>IN</sub> = 5 V	-	25	50	μA
I <sub>IN-</sub>	Logic "0" Input Bias Current	V <sub>IN</sub> = 0 V	-	1.0	2.0	
R <sub>IN</sub>	Input Pull-Down Resistance		100	200	-	kΩ
GATE DRIV	ER OUTPUT SECTION (HO, LO)					
V <sub>OH</sub>	High-Level Output Voltage, V <sub>BIAS</sub> -V <sub>O</sub>	No Load	-	-	1.0	V
V <sub>OL</sub>	Low-Level Output Voltage, V <sub>O</sub>	No Load	-	-	35	mV
I <sub>O+</sub>	Output High, Short-Circuit Pulsed Current (Note 4)	$V_{O}$ = 0 V, $V_{IN}$ = 5 V, PW < 1 0 $\mu$ s	3.5	4.5		A
I <sub>O-</sub>	Output Low, Short-Circuit Pulsed Current (Note 4)	$V_{O}$ = 15 V, $V_{IN}$ = 0 V, PW < 10 $\mu s$	3.5	4.5	-	
V <sub>S</sub>	Allowable Negative V <sub>S</sub> Pin Voltage for HIN Signal Propagation to HO		-	-9.8	-7.0	V
		1		1	5	V


# **DYNAMIC ELECTRICAL CHARACTERISTICS** ( $V_{BIAS}$ ( $V_{DD}$ , $V_{BS}$ ) = 15.0 V, $V_S$ = $V_{SS}$ = COM = 0 V, $C_L$ = 1000 pF, and $T_A$ = 25°C unless otherwise specified.)

Symbol	Characteristics	Test Condition	Min	Тур	Max	Unit
ton	Turn-On Propagation Delay	V <sub>S</sub> = 0 V	-	150	220	ns
toff	Turn-Off Propagation Delay	V <sub>S</sub> = 0 V	-	150	220	
MT	Delay Matching, HS & LS Turn-On/Off		-	15	50	
t <sub>r</sub>	Turn-On Rise Time		-	25	50	
t <sub>f</sub>	Turn-Off Fall Time		-	20	45	

## **TYPICAL CHARACTERISTICS**












Figure 8. Turn-On Delay Matching vs. Temperature

Figure 5. Turn–Off Propagation Delay vs. Temperature




Figure 7. Turn-Off Fall Time vs. Temperature






Figure 9. Turn-Off Delay Matching vs. Temperature

#### TYPICAL CHARACTERISTICS (continued)












Figure 14. V<sub>DD</sub> UVLO+ vs. Temperature




Figure 11. Quiescent V<sub>BS</sub> Supply Current vs. Temperature




Figure 13. Operating V<sub>BS</sub> Supply Current vs. Temperature






Figure 15. V<sub>DD</sub> UVLO- vs. Temperature


#### TYPICAL CHARACTERISTICS (continued)




























www.onsemi.com www.onsemi.cn

## TYPICAL CHARACTERISTICS (continued)




Figure 22. Logic Input High Bias Current vs. Temperature




Figure 23. Allowable Negative V<sub>S</sub> Voltage vs. Temperature




Figure 24. Input Filtering Time of HIN vs. Temperature

#### SWITCHING TIME DEFINITIONS




Figure 25. Switching Time Test Circuit (Referenced 14–SOP)





Figure 26. Input / Output Timing Diagram








Figure 28. Delay Matching Waveform Definitions

www.onsemi.com www.onsemi.cn 10

#### APPLICATIONS INFORMATION

#### **Advanced Input Noise Filter**

Figure 29 shows the input noise filter method, which has symmetry duration between the input signal ( $t_{INPUT}$ ) and the output signal ( $t_{OUTPUT}$ ) and helps to reject noise spikes and short pulses. This input filter is applied to the HIN. The upper pair of waveforms (Example A) shows an input signal duration ( $t_{INPUT}$ ) much longer than input filter time ( $t_{FLTHIN}$ ); it is approximately the same duration between the input signal time ( $t_{INPUT}$ ) and the output signal time ( $t_{OUTPUT}$ ). The lower pair of waveforms (Example B) shows an input signal time ( $t_{INPUT}$ ) slightly longer than input filter time ( $t_{FLTHIN}$ ); it is approximately the same duration between input signal time ( $t_{INPUT}$ ) and the output signal time ( $t_{OUTPUT}$ ).




Figure 29. Input Noise Filter Definition

#### Short-Pulsed Input Noise Rejection Method

The Advanced input filter circuitry provides protection against short–pulsed input signals caused by noise.

If the input signal duration is less than input filter time  $(t_{FLTHIN})$ , the output does not change states.

Example A and B of the Figure 30 show the input and output waveforms with short–pulsed noise spikes with a duration less than input filter time; the output does not change states.




Figure 30. Noise Rejecting Input Filter Definition

Figure 31 shows the characteristics of the input filters while receiving narrow ON and OFF pulses. If input signal pulse duration,  $PW_{HIN}$ , is less than input filter time,  $t_{FLTHIN}$ ; the output pulse,  $PW_{HO}$ , is zero. The input signal is rejected by input filter. Once the input signal pulse duration,  $PW_{HIN}$ , exceeds input filter time,  $t_{FLTHIN}$ , the output pulse durations,  $PW_{HO}$ , matches the input pulse durations,  $PW_{HIN}$ . FAN7391 input filter time,  $t_{FLTHIN}$ , is about 50 ns for the high–side outputs.




Figure 31. Input Filter Characteristic of Narrow ON

#### Negative V<sub>S</sub> Transient

The bootstrap circuit has the advantage of being simple and low cost, but has some limitations. The biggest difficulty with this circuit is the negative voltage present at the emitter of the high-side switching device when high- side switch is turned-off in half-bridge application.

If the high-side switch, Q1, turns-off while the load current is flowing to an inductive load, a current commutation occurs from high-side switch, Q1, to the diode, D2, in parallel with the low-side switch of the same inverter leg. Then the negative voltage present at the emitter of the high-side switching device, just before the freewheeling diode, D2, starts clamping, causes load current to suddenly flow to the low-side freewheeling diode, D2, as shown in Figure 32.

This negative voltage can be trouble for the gate driver's output stage, there is the possibility to develop an overvoltage condition of the bootstrap capacitor, input signal missing and latch-up problems because it directly affects the source  $V_S$  pin of the gate driver, as shown in Figure 33. This undershoot voltage is called "negative  $V_S$  transient".

Figure 34 and Figure 35 show the commutation of the load current between high-side switch, Q1, and low-side freewheeling diode, D3, in same inverter leg. The parasitic inductances in the inverter circuit from the die wire bonding to the PCB tracks are jumped together in L<sub>C</sub> and L<sub>E</sub> for each IGBT. When the high-side switch, Q1, and low-side switch, Q4, are turned on, the  $V_{S1}$  node is below DC+ voltage by the voltage drops associated with the power switch and the parasitic inductances of the circuit due to load current is flows from Q1 and Q4, as shown in Figure 34. When the high-side switch, Q1, is turned off and Q4, remained turned on, the load current to flows the low-side freewheeling diode, D3, due to the inductive load connected to VS1 as shown in Figure 35. The current flows from ground (which is connected to the COM pin of the gate driver) to the load and the negative voltage present at the emitter of the high-side switching device.

In this case, the COM pin of the gate driver is at a higher potential than the  $V_S$  pin due to the voltage drops associated with freewheeling diode, D3, and parasitic elements,  $L_{C3}$  and  $L_{E3}$ .




Figure 32. Half-Bridge Application Circuits




Figure 33. V<sub>S</sub> Waveforms During Q1 Turn-Off




Figure 34. Q1 and Q4 Turn-On




Figure 35. Q1 Turn-Off and D3 Conducting

The FAN7391 has a negative  $V_S$  transient performance curve, as shown in Figure 36.




Figure 36. Negative V<sub>S</sub> Transient Characteristic

Even though the FAN7391 has been shown able to handle these negative  $V_S$  transient conditions, it is strongly recommended that the circuit designer limit the negative  $V_S$ transient as much as possible by careful PCB layout to minimized the value of parasitic elements and component use. The amplitude of negative  $V_S$  voltage is proportional to the parasitic inductances and the turn-off speed, di/dt, of the switching device.

#### **General Guidelines**

#### Printed Circuit Board Layout

The layout recommended for minimized parasitic elements is as follows:

- Direct tracks between switches with no loops or deviation.
- Avoid interconnect links. These can add significant inductance.
- Reduce the effect of lead-inductance by lowering package height above the PCB.
- Consider co-locating both power switches to reduce track length.

- To minimize noise coupling, the ground plane should not be placed under or near the high–voltage floating side.
- To reduce the EM coupling and improve the power switch turn-on/off performance, the gate drive loops must be reduced as much as possible.

#### Placement of Components

The recommended placement and selection of component as follows:

- Place a bypass capacitor between the  $V_{DD}$  and  $V_{SS}$  pins. A ceramic 1  $\mu$ F capacitor is suitable for most applications. This component should be placed as close as possible to the pins to reduce parasitic elements.
- The bypass capacitor from V<sub>CC</sub> to COM supports both the low-side driver and bootstrap capacitor recharge. A value at least ten times higher than the bootstrap capacitor is recommended.
- The bootstrap resistor,  $R_{BOOT}$ , must be considered in sizing the bootstrap resistance and the current developed during initial bootstrap charge. If the resistor is needed in series with the bootstrap diode, verify that  $V_B$  does not fall below COM (ground). Recommended use is typically 5~10  $\Omega$  that increase the  $V_{BS}$  time constant. If the voltage drop of of bootstrap resistor and diode is too high or the circuit topology does not allow a sufficient charging time, a fast recovery or ultra-fast recovery diode can be used.
- The bootstrap capacitor, C<sub>BOOT</sub>, uses a low-ESR capacitor, such as ceramic capacitor.

It is strongly recommended that the placement of components is as follows:

- Place components tied to the floating voltage pins ( $V_B$  and  $V_S$ ) near the respective high-voltage portions of the device and the FAN7391. NC (not connected) pins in this package maximize the distance between the high-voltage and low-voltage pins (*see Figure 3*).
- Place and route for bypass capacitors and gate resistors as close as possible to gate drive IC.
- Locate the bootstrap diode, D<sub>BOOT</sub>, as close as possible to bootstrap capacitor, C<sub>BOOT</sub>.

The bootstrap diode must use a lower forward voltage drop and minimal switching time as soon as possible for fast recovery or ultra-fast diode.

#### **ORDERING INFORMATION**

Device	Package	Operating Temperature Range	Shipping <sup>†</sup>
FAN7391MX	SOIC14 14-SOP (Pb-Free)	–40°C∼125°C	2500 / Tape & Reel

+For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.



SOIC14 CASE 751EF **ISSUE O** DATE 30 SEP 2016 8.75 8.50 Α 0.65 7.62 14 8 14 8 В 4.00 6.00 5.60 3.80 Ħ 1.70 7 **PIN #1** 1,27 7 0.51 **IDENT.** 1.270.35 (0.33) $\oplus$  0.25 (M) С В Α LAND PATTERN RECOMMENDATION TOP VIEW 1.75 MAX 0.25 С 0.19 0.10 С 1.50 0.25 0.10 1.25 SIDE VIEW **FRONT VIEW** NOTES: A. CONFORMS TO JEDEC MS-012, VARIATION AB, ISSUE C **B. ALL DIMENSIONS ARE IN MILLIMETERS** 0.50 0.25 × 45° C. DIMENSIONS DO NOT INCLUDE MOLD FLASH OR BURRS LAND PATTERN STANDARD: R0.10 GAGE D. SOIC127P600X145-14M PLANE R0.10 E. CONFORMS TO ASME Y14.5M, 2009 0.36 8° 0° 0.90 0.50 SEATING PLANE (1.04)DETAIL A SCALE 16 : 1 Electronic versions are uncontrolled except when accessed directly from the Document Repository. DOCUMENT NUMBER: 98AON13739G Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red. **DESCRIPTION:** SOIC14 PAGE 1 OF 1

ON Semiconductor and (1) are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. ON Semiconductor does not convey any license under its patent rights nor the rights of others.

onsemi, ONSEMI, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <u>www.onsemi.com/site/pdf/Patent\_Marking.pdf</u>. onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or indental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification. Buyer shall indemnify and hold onsemi and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs,

#### ADDITIONAL INFORMATION

TECHNICAL PUBLICATIONS:

Technical Library: www.onsemi.com/design/resources/technical-documentation onsemi Website: www.onsemi.com

ONLINE SUPPORT: <u>www.onsemi.com/support</u> For additional information, please contact your local Sales Representative at <u>www.onsemi.com/support/sales</u>