

# Dual-Synchronous, Step-Down Controller with Out-of-Audio<sup>™</sup> Operation and 100-mA LDOs for Notebook System Power

Check for Samples: TPS51125

## FEATURES


- Wide Input Voltage Range: 5.5 V to 28 V
- Output Voltage Range: 2 V to 5.5 V
- Built-in 100-mA 5-V/3.3-V LDO with Switches
- Built-in 1% 2-V Reference Output
- With/Without Out-of-Audio™ Mode Selectable Light Load and PWM only Operation
- Internal 1.6-ms Voltage Servo Softstart
- Adaptive On-Time Control Architecture with Four Selectable Frequency Setting
- 4500 ppm/°C R<sub>DS(on)</sub> Current Sensing
- Built-In Output Discharge
- Power Good Output
- Built-in OVP/UVP/OCP
- Thermal Shutdown (Non-latch)
- QFN, 24-Pin (RGE)

# APPLICATIONS

- Notebook Computers
- I/O Supplies
- System Power Supplies

## DESCRIPTION

The TPS51125 is a cost effective, dual-synchronous buck controller targeted for notebook system power supply solutions. It provides 5-V and 3.3-V LDOs and requires few external components. The 270-kHz VCLK output can be used to drive an external charge pump, generating gate drive voltage for the load switches without reducing the main converter's efficiency. The TPS51125 supports high efficiency, fast transient response and provides a combined power-good signal. Out-of-Audio™ mode light-load operation enables low acoustic noise at much higher efficiency than conventional forced PWM operation. D-CAP™ Adaptive on-time control provides convenient and efficient operation. The part operates with supply input voltages ranging from 5.5 V to 28 V and supports output voltages from 2 V to 5.5 V. The TPS51125 is available in a 24-pin QFN package and is specified from -40°C to 85°C ambient temperature range.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Out-of-Audio, D-CAP are trademarks of Texas Instruments.



ORDERING INFORMATION								
T <sub>A</sub>		PACKAGE	ORDERABLE DEVICE NUMBER	PINS	OUTPUT SUPPLY	MINIMUM QUANTITY	ECO PLAN	
10°C to 9		Plastic Quad Flat	TPS51125RGET	24	Tape-and-Reel	250	Cross (Doll C and no Sh/Dr)	
-40°C to 85°C	Pack (QFN)	TPS51125RGER	24	Tape-and-Reel	3000	Green (RoHS and no Sb/Br)		

### **ABSOLUTE MAXIMUM RATINGS<sup>(1)</sup>**

over operating free-air temperature range (unless otherwise noted)

	DADAMETED	VALUE	Ξ		
PARAMETER		MIN	MAX	UNIT	
	VBST1, VBST2	-0.3	36		
	VIN	-0.3	30		
	LL1, LL2	-2.0	30		
Input voltage range <sup>(1)</sup>	LL1, LL2, pulse width < 20 ns	-5.0	30		
	VBST1, VBST2 (2)	-0.3	6	V	
	EN0, ENTRIP1, ENTRIP2, VFB1, VFB2, VO1, VO2, TONSEL, SKIPSEL	-0.3	6		
	DRVH1, DRVH2	-1.0	36		
Output voltage range (1)	DRVH1, DRVH2 <sup>(2)</sup>	-0.3	6		
	PGOOD, VCLK, VREG3, VREG5, VREF, DRVL1, DRVL2	-0.3	6		
Electro statio dis change	Human Body Model QSS 009-105 (JESD22-A114A)		2	1.17	
Electrostatic discharge	Charged Device Model QSS 009-147 (JESD22-C101B.01)		1.5	kV	
Junction temperature range	-40	125	ംറ		
Storage temperature, T <sub>stg</sub>	Storage temperature, T <sub>sta</sub>			-0	

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) Voltage values are with respect to the corresponding LLx terminal.

## **DISSIPATION RATINGS**

2-oz. trace and copper pad with solder.

PACKAGE	T <sub>A</sub> < 25°C POWER RATING	DERATING FACTOR ABOVE $T_A$ = 25°C	T <sub>A</sub> = 85°C POWER RATING
24 pin RGE <sup>(1)</sup>	1.85 W	18.5 mW/°C	0.74 W

(1) Enhanced thermal conductance by 3x3 thermal vias beneath thermal pad.

### **RECOMMENDED OPERATING CONDITIONS**

over operating free-air temperature range (unless otherwise noted)

	PARAMETER	MIN	TYP	MAX	UNIT
Supply voltage	VIN	5.5		28	
	VBST1, VBST2	-0.1		34	
Input voltage range	VBST1, VBST2 (wrt LLx)	-0.1		5.5	
input voltage range	EN0, ENTRIP1, ENTRIP2, VFB1, VFB2, VO1, VO2, TONSEL, SKIPSEL	-0.1		5.5	
	DRVH1, DRVH2	-0.8		34	V
	DRVH1, DRVH2 (wrt LLx)	-0.1		5.5	
Output voltage range	LL1, LL2	-1.8		28	
	VREF, VREG3, VREG5	-0.1		5.5	
	PGOOD, VCLK, DRVL1, DRVL2	-0.1		5.5	
Operating free-air temperature				85	°C



### **ELECTRICAL CHARACTERISTICS**

over operating free-air temperature range, VIN = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
SUPPLY CL	JRRENT						
I <sub>VIN1</sub>	VIN supply current1	VIN current, T <sub>A</sub> = 25°C, no load, VO1 = 0 V, VO2 = 0 V, EN0=open, ENTRIPx = 5 V, VFB1 = VFB2 = $2.05$ V		0.55	1	mA	
I <sub>VIN2</sub>	VIN supply current2	VIN current, $T_A = 25^{\circ}$ C, no load, VO1 = 5 V, VO2 = 3.3 V, EN0=open, ENTRIPx = 5 V, VFB1 = VFB2 = 2.05 V		4	6.5	μA	
I <sub>VO1</sub>	VO1 current	VO1 current, $T_A = 25^{\circ}$ C, no load, VO1 = 5 V, VO2 = 3.3 V, EN0=open, ENTRIPx = 5 V, VFB1 = VFB2 = 2.05 V		0.8	1.5	mA	
I <sub>VO2</sub>	VO2 current	VO2 current, $T_A = 25^{\circ}$ C, no load, VO1 = 5 V, VO2 = 3.3 V, EN0=open, ENTRIPx = 5 V, VFB1 = VFB2 = 2.05 V		12	100		
IVINSTBY	VIN standby current	VIN current, $T_A = 25^{\circ}$ C, no load, EN0 = 1.2 V, ENTRIPx = 0 V		95	250	μA	
I <sub>VINSDN</sub>	VIN shutdown current	VIN current, $T_A = 25^{\circ}$ C, no load, EN0 = ENTRIPx = 0 V		10	25		
VREF OUTF	PUT						
M		I <sub>VREF</sub> = 0 A	1.98	2.00	2.02	V	
V <sub>VREF</sub>	VREF output voltage	-5 μA < Ι <sub>VREF</sub> < 100 μA	1.97	2.00	2.03		
VREG5 OUT	TPUT						
		$VO1 = 0 V, I_{VREG5} < 100 mA, T_A = 25^{\circ}C$	4.8	5	5.2		
V <sub>VREG5</sub>	VREG5 output voltage	VO1 = 0 V, I <sub>VREG5</sub> < 100 mA, 6.5 V < VIN < 28 V	4.75	5	5.25	V	
		VO1 = 0 V, I <sub>VREG5</sub> < 50 mA, 5.5 V < VIN < 28 V	4. 75	5	5.25		
I <sub>VREG5</sub>	VREG5 output current	VO1 = 0 V, VREG5 = 4.5 V	100	175	250	mA	
	Quitab avan thread ald	Turns on	4.55	4.7	4.85	V	
V <sub>TH5VSW</sub>	Switch over threshold	Hysteresis	0.15	0.25	0.3	V	
R <sub>5VSW</sub>	5 V SW R <sub>ON</sub>	VO1 = 5 V, I <sub>VREG5</sub> = 100 mA		1	3	Ω	
VREG3 OUT	TPUT						
		VO2 = 0 V, I <sub>VREG3</sub> < 100 mA, T <sub>A</sub> = 25°C	3.2	3.33	3.46		
V <sub>VREG3</sub>	VREG3 output voltage	VO2 = 0 V, I <sub>VREG3</sub> < 100 mA, 6.5 V < VIN < 28 V	3.13	3.33	3.5	V	
		VO2 = 0 V, I <sub>VREG3</sub> < 50 mA, 5.5 V < VIN < 28 V	3.13	3.33	3.5		
I <sub>VREG3</sub>	VREG3 output current	VO2 = 0 V, VREG3 = 3 V	100	175	250	mA	
N/	Quitab avan thread ald	Turns on	3.05	3.15	3.25	N	
V <sub>TH3VSW</sub>	Switch over threshold	Hysteresis	0.1	0.2	0.25	V	
R <sub>3VSW</sub>	3 V SW R <sub>ON</sub>	VO2 = 3.3 V, I <sub>VREG3</sub> = 100 mA		1.5	4	Ω	
	REFERENCE VOLTAGE			+	+		
V <sub>IREF</sub>	Internal reference voltage	I <sub>VREF</sub> = 0 A, beginning of ON state	1.95	1.98	2.01		
		FB voltage, I <sub>VREF</sub> = 0 A, skip mode	1.98	2.01	2.04		
V <sub>VFB</sub>	VFB regulation voltage	FB voltage, $I_{VREF} = 0$ A, OOA mode <sup>(1)</sup>	2.00	2.035	2.07	- V	
		FB voltage, $I_{VREF}$ = 0 A, continuous conduction <sup>(1)</sup>		2.00			
I <sub>VFB</sub>	VFB input current	VFBx = 2.0 V, T <sub>A</sub> = 25°C	-20		20	nA	

(1) Ensured by design. Not production tested.

www.ti.com

Texas Instruments

# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VIN = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>OUT</sub> DISC	HARGE		i			
I <sub>Dischg</sub>	VOUT discharge current	ENTRIPx = 0 V, VOx = 0.5 V	10	60		mA
	RIVERS		L			
_		Source, V <sub>BSTx - DRVHx</sub> = 100 mV		4	8	
R <sub>DRVH</sub>	DRVH resistance	Sink, V <sub>DRVHx - LLx</sub> = 100 mV		1.5	4	~
_		Source, V <sub>VREG5 - DRVLx</sub> = 100 mV		4	8	Ω
R <sub>DRVL</sub>	DRVL resistance	Sink, V <sub>DRVLx</sub> = 100 mV		1.5	4	
		DRVHx-off to DRVLx-on		10		
t <sub>D</sub>	Dead time	DRVLx-off to DRVHx-on		30		ns
CLOCK OI	JTPUT		L			
V <sub>CLKH</sub>	High level voltage	I <sub>VCLK</sub> = -10 mA, VO1 = 5 V, T <sub>A</sub> = 25 °C	4.84	4.92		
V <sub>CLKL</sub>	Low level voltage	I <sub>VCLK</sub> = 10 mA, VO1 = 5 V, T <sub>A</sub> = 25 °C		0.06	0.12	V
f <sub>CLK</sub>	Clock frequency	T <sub>A</sub> = 25 °C	175	270	325	kHz
INTERNAL	BST DIODE		I I			
V <sub>FBST</sub>	Forward voltage	$V_{VREG5-VBSTx}$ , $I_F$ = 10 mA, $T_A$ = 25 °C	0.7	0.8	0.9	V
IVBSTLK	VBST leakage current	VBSTx = 34 V, LLx = 28 V, T <sub>A</sub> = 25 °C		0.1	1	μA
	FREQUENCY CONTROL					
t <sub>ON11</sub>	CH1 on time 1	V <sub>IN</sub> = 12 V, VO1 = 5 V, 200 kHz setting		2080		
t <sub>ON12</sub>	CH1 on time 2	V <sub>IN</sub> = 12 V, VO1 = 5 V, 245 kHz setting		1700		
t <sub>ON13</sub>	CH1 on time 3	V <sub>IN</sub> = 12 V, VO1 = 5 V, 300 kHz setting		1390		
t <sub>ON14</sub>	CH1 on time 4	V <sub>IN</sub> = 12 V, VO1 = 5 V, 365 kHz setting		1140		
t <sub>ON21</sub>	CH2 on time 1	V <sub>IN</sub> = 12 V, VO2 = 3.3 V, 250 kHz setting		1100		
t <sub>ON22</sub>	CH2 on time 2	V <sub>IN</sub> = 12 V, VO2 = 3.3 V, 305 kHz setting		900		ns
t <sub>ON23</sub>	CH2 on time 3	V <sub>IN</sub> = 12 V, VO2 = 3.3 V, 375 kHz setting		730		
t <sub>ON24</sub>	CH2 on time 4	V <sub>IN</sub> = 12 V, VO2 = 3.3 V, 460 kHz setting		600		
t <sub>ON(min)</sub>	Minimum on time	T <sub>A</sub> = 25 °C		80		
t <sub>OFF(min)</sub>	Minimum off time	T <sub>A</sub> = 25 °C		300		
SOFT STA	RT		¥			
t <sub>SS</sub>	Internal SS time	Internal soft start	1.1	1.6	2.1	ms
POWERGO	DOD		I I.			
		PG in from lower	92.50%	95%	97.50%	
V <sub>THPG</sub>	PG threshold	PG in from higher	102.50 %	105%	107.50 %	
		PG hysteresis	2.50%	5%	7.50%	
I <sub>PGMAX</sub>	PG sink current	PGOOD = 0.5 V	5	12		mA
t <sub>PGDEL</sub>	PG delay	Delay for PG in	350	510	670	μs



#### www.ti.com

# **ELECTRICAL CHARACTERISTICS (continued)**

over operating free-air temperature range, VIN = 12 V (unless otherwise noted)

	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNIT	
LOGIC THR	ESHOLD AND SETTING CONDIT	TIONS					
		Shutdown			0.4		
V <sub>EN0</sub>	EN0 setting voltage	Enable, VCLK = off	0.8		1.6	V	
		Enable, VCLK = on	2.4				
	510	V <sub>EN0</sub> = 0.2 V	2	3.5	5	υA	
I <sub>EN0</sub>	EN0 current	V <sub>EN0</sub> = 1.5 V	1	1.75	2.5		
	ENTRIP1, ENTRIP2	Shutdown	350	400	450	1	
V <sub>EN</sub>	threshold	Hysteresis	10	30	60	mV	
		200 kHz/250 kHz			1.5		
		245 kHz/305 kHz	1.9		2.1		
V <sub>TONSEL</sub>	TONSEL setting voltage	300 kHz/375 kHz	2.7		3.6		
		365 kHz/460 kHz	4.7			V	
		PWM only			1.5		
V <sub>SKIPSEL</sub>	SKIPSEL setting voltage	Auto skip	1.9		2.1		
OTHI OLL		OOA auto skip	2.7			l	
PROTECTIC	DN: CURRENT SENSE						
I <sub>ENTRIP</sub>	ENTRIPx source current	$V_{\text{ENTRIPX}} = 920 \text{ mV}, T_{\text{A}} = 25^{\circ}\text{C}$	9.4	10	10.6	μA	
TC <sub>IENTRIP</sub>	ENTRIPx current temperature coefficient	On the basis of 25°C <sup>(2)</sup>		4500		ppm/°C	
V <sub>OCLoff</sub>	OCP comparator offset	((V <sub>ENTRIPx-GND</sub> /9)-24 mV -V <sub>GND-LLx</sub> ) voltage, V <sub>ENTRIPx-GND</sub> = 920 mV	-8	0	8		
V <sub>OCL(max)</sub>	Maximum OCL setting	V <sub>ENTRIPx</sub> = 5 V	185	205	225	mV	
V <sub>ZC</sub>	Zero cross detection comparator offset	V <sub>GND-LLx</sub> voltage	-5	0	5		
V <sub>ENTRIP</sub>	Current limit threshold	V <sub>ENTRIPx-GND</sub> voltage, <sup>(2)</sup>	0.515		2	V	
	DN: UNDERVOLTAGE AND OVE	J	I			I	
V <sub>OVP</sub>	OVP trip threshold	OVP detect	110%	115%	120%		
t <sub>OVPDEL</sub>	OVP prop delay			2		μs	
		UVP detect	55%	60%	65%		
V <sub>UVP</sub>	Output UVP trip threshold	Hysteresis		10%			
t <sub>UVPDEL</sub>	Output UVP prop delay		20	32	40	μs	
t <sub>UVPEN</sub>	Output UVP enable delay		1.4	2	2.6	ms	
UVLO							
		Wake up	4.1	4.2	4.3		
V <sub>UVVREG5</sub>	VREG5 UVLO threshold	Hysteresis	0.38	0.43	0.48	V	
V <sub>UVVREG3</sub>	VREG3 UVLO threshold	Shutdown <sup>(2)</sup>		VO2-1		·	
THERMAL S		- · · · · · · · · · · · · · · · · · ·				I	
		Shutdown temperature <sup>(2)</sup>		150			
T <sub>SDN</sub>	Thermal shutdown threshold	Hysteresis <sup>(2)</sup>		10		°C	
				10			

(2) Ensured by design. Not production tested.

www.ti.com

STRUMENTS


ÈXAS

### **DEVICE INFORMATION**

#### Table 1. TERMINAL FUNCTIONS TABLE

TERMINAL			DECODIDION			
NAME	NO.	I/O	DESCRIPTION			
VIN	16	I	High voltage power supply input for 5-V/3.3-V LDO.			
GND	15	-	Ground.			
VREG3	8	0	3.3-V power supply output. Connect 10- $\mu$ F ceramic capacitor to Power GND near the device. A 1- $\mu$ F ceramic capacitor is acceptable when not loaded.			
VREG5	17	0	5-V power supply output. Connect 33-µF ceramic capacitor to Power GND near the device.			
VREF	3	0	2-V reference voltage output. Connect 220-nF to 1-µF ceramic capacitor to Signal GND near the device.			
			Master enable input.			
			Open : LDOs on, and ready to turn on VCLK and switcher channels.			
EN0	13	I/O	620 k $\Omega$ to GND : enable both LDOs, VCLK off and ready to turn on switcher channels. Power consumption is almost the same as the case of VCLK = ON.			
			GND : disable all circuit			
ENTRIP1	1	I/O	Channel 1 and Channel 2 enable and OCL trip setting pins.Connect resistor from this pin to GND to set			
ENTRIP2	6	1/0	threshold for synchronous R <sub>DS(on)</sub> sense. Short to ground to shutdown a switcher channel.			
VO1	24	1/0	Output connection to SMPS. These terminals work as fixed voltage inputs and output discharge inputs.			
VO2	7	I/O	VO1 and VO2 also work as 5 V and 3.3 V switch over return power input respectively.			
VFB1	2		SMPS feedback inputs. Connect with feedback resistor divider.			
VFB2	5	- 1				
PGOOD	23	0	Power Good window comparator output for channel 1 and 2. (Logical AND)			
			Selection pin for operation mode:			
			OOA auto skip : Connect to VREG3 or VREG5			
SKIPSEL	14	I	Auto skip : Connect to VREF			
			PWM only : Connect to GND			
			On-time adjustment pin.			
			365 kHz/460 kHz setting : connect to VREG5			
TONSEL	4	I	300 kHz/375 kHz setting : connect to VREG3			
			245 kHz/305 kHz setting : connect to VREF			
			200 kHz/250 kHz setting : connect to GND			
DRVL1	19	0	Low-side N-channel MOSFET driver outputs. GND referenced drivers.			
DRVL2	12	0				
VBST1	22	- 1	Supply input for high-side N-channel MOSFET driver (boost terminal).			
VBST2	9					
DRVH1	21	0	High-side N-channel MOSFET driver outputs. LL referenced drivers.			
DRVH2	10	0				
LL1	20		Switch node connections for high-side drivers, current limit and control circuitry.			
LL2	11	- 1				
VCLK	18	0	270-kHz clock output for 15-V charge pump.			

Copyright © 2007–2012, Texas Instruments Incorporated






www.ti.com

NSTRUMENTS

**EXAS** 








SLUS786G-OCTOBER 2007-REVISED JUNE 2012

Switcher Controller Block





# **TPS51125**



www.ti.com

# **TYPICAL CHARACTERISTICS**










Figure 4.

2 1 0 -50 0 50 100 150

Figure 3.


T<sub>J</sub> - Junction Temperature - °C




www.ti.com

XAS

## **TYPICAL CHARACTERISTICS (continued)**












Figure 7.




Figure 8.



## **TYPICAL CHARACTERISTICS (continued)**




Figure 9.




Figure 10.




Figure 11.





Figure 12.









#### Figure 13.




Figure 14.




Figure 15.





Figure 16.

#### SLUS786G -OCTOBER 2007-REVISED JUNE 2012



### **TYPICAL CHARACTERISTICS (continued)**








Figure 18.





I<sub>VREG5</sub> - VREG5 Output Current - mA


Figure 19.

Figure 20.



SLUS786G-OCTOBER 2007-REVISED JUNE 2012

## **TYPICAL CHARACTERISTICS (continued)**






Figure 21.




Figure 23.







Figure 24.



www.ti.com





#### Figure 25.




Figure 27.




Figure 26.




Figure 28.



#### SLUS786G -OCTOBER 2007-REVISED JUNE 2012





Figure 32.







### **APPLICATION INFORMATION**

### **PWM Operations**

The main control loop of the switch mode power supply (SMPS) is designed as an adaptive on-time pulse width modulation (PWM) controller. It supports a proprietary D-CAP<sup>™</sup> mode. D-CAP<sup>™</sup> mode does not require external compensation circuit and is suitable for low external component count configuration when used with appropriate amount of ESR at the output capacitor(s).

At the beginning of each cycle, the synchronous top MOSFET is turned on, or becomes 'ON' state. This MOSFET is turned off, or becomes 'OFF' state, after internal one shot timer expires. This one shot is determined by  $V_{IN}$  and  $V_{OUT}$  to keep frequency fairly constant over input voltage range, hence it is called adaptive on-time control. The MOSFET is turned on again when the feedback point voltage, VFB, decreased to match with internal 2-V reference. The inductor current information is also monitored and should be below the over current threshold to initiate this new cycle. Repeating operation in this manner, the controller regulates the output voltage. The synchronous bottom or the "rectifying" MOSFET is turned on at the beginning of each 'OFF' state to keep the conduction loss minimum. The rectifying MOSFET is turned off before the top MOSFET turns on at next switching cycle or when inductor current information detects zero level. In the auto-skip mode or the OOA skip mode, this enables seamless transition to the reduced frequency operation at light load condition so that high efficiency is kept over broad range of load current.

### Adaptive On-Time Control and PWM Frequency

TPS51125 does not have a dedicated oscillator on board. However, the part runs with pseudo-constant frequency by feed-forwarding the input and output voltage into the on-time, one-shot timer. The on-time is controlled inverse proportional to the input voltage and proportional to the output voltage so that the duty ratio will be kept as VOUT/VIN technically with the same cycle time. The frequencies are set by TONSEL terminal connection as Table 2.

	SWITCHING FREQUENCY				
TONSEL CONNECTION	CH1	CH2			
GND	200 kHz	250 kHz			
VREF	245 kHz	305 kHz			
VREG3	300 kHz	375 kHz			
VREG5	365 kHz	460 kHz			

**Table 2. TONSEL Connection and Switching Frequency** 



www.ti.com

## **Loop Compensation**

From small-signal loop analysis, a buck converter using D-CAP<sup>™</sup> mode can be simplified as below.




Figure 37. Simplifying the Modulator

The output voltage is compared with internal reference voltage after divider resistors, R1 and R2. The PWM comparator determines the timing to turn on high-side MOSFET. The gain and speed of the comparator is high enough to keep the voltage at the beginning of each on cycle substantially constant. For the loop stability, the 0dB frequency,  $f_0$ , defined below need to be lower than 1/4 of the switching frequency.

$$f_0 = \frac{1}{2\pi \times \text{ESR} \times \text{C}_0} \le \frac{f_{\text{SW}}}{4}$$
(1)

As  $f_0$  is determined solely by the output capacitor's characteristics, loop stability of D-CAP<sup>TM</sup> mode is determined by the capacitor's chemistry. For example, specialty polymer capacitors (SP-CAP) have Co in the order of several 100 µF and ESR in range of 10 m $\Omega$ . These will make  $f_0$  in the order of 100 kHz or less and the loop will be stable. However, ceramic capacitors have  $f_0$  at more than 700 kHz, which is not suitable for this operational mode.

## **Ramp Signal**

The TPS51125 adds a ramp signal to the 2-V reference in order to improve its jitter performance. As described in the previous section, the feedback voltage is compared with the reference information to keep the output voltage in regulation. By adding a small ramp signal to the reference, the S/N ratio at the onset of a new switching cycle is improved. Therefore the operation becomes less jitter and stable. The ramp signal is controlled to start with - 20mV at the beginning of ON-cycle and to become 0 mV at the end of OFF-cycle in steady state. By using this scheme, the TPS51125 improve jitter performance without sacrificing the reference accuracy.



SLUS786G -OCTOBER 2007-REVISED JUNE 2012

### Light Load Condition in Auto-Skip Operation

The TPS51125 automatically reduces switching frequency at light load conditions to maintain high efficiency. This reduction of frequency is achieved smoothly and without increase of  $V_{OUT}$  ripple. Detail operation is described as follows. As the output current decreases from heavy load condition, the inductor current is also reduced and eventually comes to the point that its 'valley' touches zero current, which is the boundary between continuous conduction and discontinuous conduction modes. The rectifying MOSFET is turned off when this zero inductor current is detected. As the load current further decreased, the converter runs in discontinuous conduction mode and it takes longer and longer to discharge the output capacitor to the level that requires next 'ON' cycle. The ON time is kept the same as that in the heavy load condition. In reverse, when the output current increase from light load to heavy load, switching frequency increases to the preset value as the inductor current reaches to the continuous conduction. The transition load point to the light load operation  $I_{OUT(LL)}$  (i.e. the threshold between continuous and discontinuous conduction mode) can be calculated as follows;

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f} \times \frac{\left(V_{IN} - V_{OUT}\right) \times V_{OUT}}{V_{IN}}$$
(2)

where f is the PWM switching frequency.

Switching frequency versus output current in the light load condition is a function of L,  $V_{IN}$  and  $V_{OUT}$ , but it decreases almost proportional to the output current from the  $I_{OUT(LL)}$  given above. For example, it will be 60 kHz at  $I_{OUT(LL)}/5$  if the frequency setting is 300 kHz.



www.ti.com

### Out-of-Audio™ Light-Load Operation

Out-of-Audio<sup>TM</sup> (OOA) light-load mode is a unique control feature that keeps the switching frequency above acoustic audible frequencies toward virtually no load condition while maintaining best of the art high conversion efficiency. When the Out-of-Audio<sup>TM</sup> operation is selected, OOA control circuit monitors the states of both MOSFET and force to change into the 'ON' state if both of MOSFETs are off for more than 32 µs. This means that the top MOSFET is turned on even if the output voltage is higher than the target value so that the output capacitor is tends to be overcharged.

The OOA control circuit detects the over-voltage condition and begins to modulate the on time to keep the output voltage regulated. As a result, the output voltage becomes 0.5% higher than normal light-load operation.

### **Enable and Soft Start**

EN0 is the control pin of VREG5, VREG3 and VREF regulators. Bring this node down to GND disables those three regulators and minimize the shutdown supply current to 10  $\mu$ A. Pulling this node up to 3.3 V or 5 V will turn the three regulators on to standby mode. The two switch mode power supplies (channel-1, channel-2) become ready to enable at this standby mode. The TPS51125 has an internal, 1.6 ms, voltage servo softstart for each channel. When the ENTRIPx pin becomes higher than the enable threshold voltage, which is typically 430 mV, an internal DAC begins ramping up the reference voltage to the PWM comparator. Smooth control of the output voltage is maintained during start up. As TPS51125 shares one DAC with both channels, if ENTRIPx pin becomes higher than the enable threshold voltage while another channel is starting up, soft start is postponed until another channel soft start has completed. If both of ENTRIP1 and ENTRIP2 become higher than the enable threshold voltage at a same time (within 60  $\mu$ s), both channels start up at same time.

EN0	ENTRIP1	ENTRIP2	VREF	VREG5	VREG3	CH1	CH2	VCLK
GND	Don't Care	Don't Care	Off	Off	Off	Off	Off	Off
R to GND	Off	Off	On	On	On	Off	Off	Off
R to GND	On	Off	On	On	On	On	Off	Off
R to GND	Off	On	On	On	On	Off	On	Off
R to GND	On	On	On	On	On	On	On	Off
Open	Off	Off	On	On	On	Off	Off	Off
Open	On	Off	On	On	On	On	Off	On
Open	Off	On	On	On	On	Off	On	Off
Open	On	On	On	On	On	On	On	On

#### **Table 3. Enabling State**

### VREG5/VREG3 Linear Regulators

There are two sets of 100-mA standby linear regulators which outputs 5 V and 3.3 V, respectively. The VREG5 serves as the main power supply for the analog circuitry of the device and provides the current for gate drivers. The VREG3 is intended mainly for auxiliary 3.3-V supply for the notebook system during standby mode.

Add a ceramic capacitor with a value of at least 33  $\mu$ F and place it close to the VREG5 pin, and add at most 10  $\mu$ F to the VREG3 pin. Total capacitance connected to the VREG3 pin should not exceed 10  $\mu$ F.



#### VREG5 Switch Over

When the VO1 voltage becomes higher than 4.7 V AND channel-1 internal powergood flag is generated, internal 5-V LDO regulator is shut off and the VREG5 output is connected to VO1 by internal switch over MOSFET. The 510-µs powergood delay helps a switch over without glitch.

#### VREG3 Switch Over

When the VO2 voltage becomes higher than 3.15 V AND channel-2 internal powergood flag is generated, internal 3.3-V LDO regulator is shut off and the VREG3 output is connected to VO2 by internal switch over MOSFET. The 510-µs powergood delay helps a switch over without glitch.

#### Powergood

The TPS51125 has one powergood output that indicates 'high' when both switcher outputs are within the targets (AND gated). The powergood function is activated with 2-ms internal delay after ENTRIPx goes high. If the output voltage becomes within +/-5% of the target value, internal comparators detect power good state and the powergood signal becomes high after 510-µs internal delay. Therefore PGOOD goes high around 2.5 ms after ENTRIPx goes high. If the output voltage goes outside of +/-10% of the target value, the powergood signal becomes low after 2-µs internal delay. The powergood output is an open drain output and is needed to be pulled up outside.

Also note that, in the case of Auto-skip or Out-of-Audio<sup>™</sup> mode, if the output voltage goes +10% above the target value and the power-good signal flags low, then the loop attempts to correct the output by turning on the low-side driver (forced PWM mode). After the feedback voltage returns to be within +5% of the target value and the power-good signal goes high, the controller returns back to auto-skip mode or Out-of-Audio<sup>™</sup> mode.

#### Output Discharge Control

When ENTRIPx is low, the TPS51125 discharges outputs using internal MOSFET which is connected to VOx and GND. The current capability of these MOSFETs is limited to discharge slowly.

#### Low-Side Driver

The low-side driver is designed to drive high current low  $R_{DS(on)}$  N-channel MOSFET(s). The drive capability is represented by its internal resistance, which are 4  $\Omega$  for VREG5 to DRVLx and 1.5  $\Omega$  for DRVLx to GND. A dead time to prevent shoot through is internally generated between top MOSFET off to bottom MOSFET on, and bottom MOSFET off to top MOSFET on. 5-V bias voltage is delivered from VREG5 supply. The instantaneous drive current is supplied by an input capacitor connected between VREG5 and GND. The average drive current is equal to the gate charge at Vgs = 5 V times switching frequency. This gate drive current as well as the high-side gate drive current times 5 V makes the driving power which need to be dissipated from TPS51125 package.


#### High-Side Driver

The high-side driver is designed to drive high current, low  $R_{DS(on)}$  N-channel MOSFET(s). When configured as a floating driver, 5-V bias voltage is delivered from VREG5 supply. The average drive current is also calculated by the gate charge at Vgs = 5 V times switching frequency. The instantaneous drive current is supplied by the flying capacitor between VBSTx and LLx pins. The drive capability is represented by its internal resistance, which are 4  $\Omega$  for VBSTx to DRVHx and 1.5 $\Omega$  for DRVHx to LLx.



### VCLK for Charge Pump

270-kHz clock signal can be used for charge pump circuit to generate approximately 15-V dc voltage. The clock signal becomes available when EN0 becomes higher than 2.4 V or open state. Example of control circuit is shown in Figure 38. Note that the clock driver uses VO1 as its power supply. Regardless of enable or disable of VCLK, power consumption of the TPS51125 is almost the same. Therefore even if VCLK is not used, one can let EN0 pin open or supply logic 'high', as shown in Figure 38, and let VCLK pin open. This approach further reduces the external part count.



(a) Control by MOSFET switch

(b) Control by Logic






Figure 39. 15-V / 10-mA Charge Pump Configuration



#### **Current Protection**

TPS51125 has cycle-by-cycle over current limiting control. The inductor current is monitored during the 'OFF' state and the controller keeps the 'OFF' state during the inductor current is larger than the over current trip level. In order to provide both good accuracy and cost effective solution, TPS51125 supports temperature compensated MOSFET  $R_{DS(on)}$  sensing. ENTRIPx pin should be connected to GND through the trip voltage setting resistor,  $R_{TRIP}$ . ENTRIPx terminal sources  $I_{TRIP}$  current, which is 10 µA typically at room temperature, and the trip level is set to the OCL trip voltage  $V_{TRIP}$  as below. Note that the  $V_{TRIP}$  is limited up to about 205 mV internally.

$$V_{\text{TRIP}}(mV) = \frac{R_{\text{TRIP}}(k\Omega) \times I_{\text{TRIP}}(\mu A)}{9} - 24 \text{ (mV)}$$
(3)

External leakage current to ENTRIPx pin should be minimized to obtain accurate OCL trip voltage.

The inductor current is monitored by the voltage between GND pin and LLx pin so that LLx pin should be connected to the drain terminal of the bottom MOSFET properly. Itrip has 4500 ppm/°C temperature slope to compensate the temperature dependency of the  $R_{DS(on)}$ . GND is used as the positive current sensing node so that GND should be connected to the proper current sensing device, i.e. the source terminal of the bottom MOSFET.

As the comparison is done during the 'OFF' state,  $V_{TRIP}$  sets valley level of the inductor current. Thus, the load current at over current threshold,  $I_{OCP}$ , can be calculated in Equation 4.

$$I_{OCP} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{I_{RIPPLE}}{2} = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{2 \times L \times f} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(4)

In an overcurrent condition, the current to the load exceeds the current to the output capacitor thus the output voltage tends to fall down. Eventually, it ends up with crossing the under voltage protection threshold and shutdown both channels.

#### **Over/Under Voltage Protection**

TPS51125 monitors a resistor divided feedback voltage to detect over and under voltage. When the feedback voltage becomes higher than 115% of the target voltage, the OVP comparator output goes high and the circuit latches as the top MOSFET driver OFF and the bottom MOSFET driver ON.

Also, TPS51125 monitors VOx voltage directly and if it becomes greater than 5.75 V the TPS51125 turns off the top MOSFET driver.

When the feedback voltage becomes lower than 60% of the target voltage, the UVP comparator output goes high and an internal UVP delay counter begins counting. After 32  $\mu$ s, TPS51125 latches OFF both top and bottom MOSFETs drivers, and shut off both drivers of another channel. This function is enabled after 2 ms following ENTRIPx has become high.

# **UVLO Protection**

TPS51125 has VREG5 under voltage lock out protection (UVLO). When the VREG5 voltage is lower than UVLO threshold voltage both switch mode power supplies are shut off. This is non-latch protection. When the VREG3 voltage is lower than (VO2 - 1 V), both switch mode power supplies are also shut off.

### Thermal Shutdown

TPS51125 monitors the temperature of itself. If the temperature exceeds the threshold value (typically 150°C), TPS51125 is shut off including LDOs. This is non-latch protection.

### External Parts Selection

The external components selection is much simple in D-CAP<sup>™</sup> Mode.

### 1. Determine Output Voltage

The output voltage is programmed by the voltage-divider resistor, R1 and R2 shown in Figure 37. R1 is connected between VFBx pin and the output, and R2 is connected between the VFBx pin and GND. Recommended R2 value is from 10 k $\Omega$  to 20 k $\Omega$ . Determine R1 using equation as below.

$$R1 = \frac{(V_{OUT} - 2.0)}{2.0} \times R2$$
(5)

### 2. Choose the Inductor

The inductance value should be determined to give the ripple current of approximately 1/4 to 1/2 of maximum output current. Larger ripple current increases output ripple voltage and improves S/N ratio and helps stable operation.

$$L = \frac{1}{I_{\text{IND}(\text{ripple})} \times f} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}} = \frac{3}{I_{\text{OUT}(\text{max})} \times f} \times \frac{\left(V_{\text{IN}(\text{max})} - V_{\text{OUT}}\right) \times V_{\text{OUT}}}{V_{\text{IN}(\text{max})}}$$
(6)

The inductor also needs to have low DCR to achieve good efficiency, as well as enough room above peak inductor current before saturation. The peak inductor current can be estimated as follows.

$$IND(peak) = \frac{V_{TRIP}}{R_{DS(on)}} + \frac{1}{L \times f} \times \frac{\left(V_{IN(max)} - V_{OUT}\right) \times V_{OUT}}{V_{IN(max)}}$$
(7)

### 3. Choose the Output Capacitor(s)

Organic semiconductor capacitor(s) or specialty polymer capacitor(s) are recommended. Determine ESR to meet required ripple voltage. A quick approximation is as shown in Equation 8.

$$\mathsf{ESR} = \frac{\mathsf{V}_{\mathsf{OUT}} \times 20 \,(\mathsf{mV}) \times (1 - \mathsf{D})}{2 \,(\mathsf{V}) \times \mathsf{I}_{\mathsf{RIPPLE}}} = \frac{20 \,(\mathsf{mV}) \times \mathsf{L} \times f}{2 \,(\mathsf{V})}$$

where

L

- D is the duty cycle
- the required output ripple slope is approximately 20 mV per t<sub>SW</sub> (switching period) in terms of VFB terminal voltage
   (8)

### 4. Choose the Low-Side MOSFET

It is highly recommended that the low-side MOSFET should have an integrated Schottky barrier diode, or an external Schottky barrier diode in parallel to achieve stable operation.



#### www.ti.com


#### **Layout Considerations**

Certain points must be considered before starting a layout work using the TPS51125.

- TPS51125 has only one GND pin and special care of GND trace design makes operation stable, especially
  when both channels operate. Group GND terminals of output voltage divider of both channels and the VREF
  capacitor as close as possible, connect them to an inner GND plane with PowerPad, overcurrent setting
  resistor, EN0 pull-down resistor and EN0 bypass capacitor as shown in the thin GND line of Figure 40. This
  trace is named Signal Ground (SGND). Group ground terminals of VIN capacitor(s), VOUT capacitor(s) and
  source of low-side MOSFETs as close as possible, and connect them to another inner GND plane with GND
  pin of the device, GND terminal of VREG3 and VREG5 capacitors and 15-V charge-pump circuit as shown in
  the bold GND line of Figure 40. This trace is named Power Ground (PGND). SGND should be connected to
  PGND at the middle point between ground terminal of VOUT capacitors.
- Inductor, VOUT capacitor(s), VIN capacitor(s) and MOSFETs are the power components and should be placed on one side of the PCB (solder side). Power components of each channel should be at the same distance from the TPS51125. Other small signal parts should be placed on another side (component side). Inner GND planes above should shield and isolate the small signal traces from noisy power lines.
- PCB trace defined as LLx node, which connects to source of high-side MOSFET, drain of low-side MOSFET and high-voltage side of the inductor, should be as short and wide as possible.
- VREG5 requires capacitance of at least 33 µF and VREG3 requires capacitance of at most 10 µF. VREF requires a 220-nF ceramic bypass capacitor which should be placed close to the device and traces should be no longer than 10 mm.
- Connect the overcurrent setting resistors from ENTRIPx to SGND and close to the device, right next to the device if possible.
- The discharge path (VOx) should have a dedicated trace to the output capacitor; separate from the output voltage sensing trace. When LDO5 is switched over Vo1 trace should be 1.5 mm with no loops. When LDO3 is switched over and loaded Vo2 trace should also be 1.5 mm with no loops. There is no restriction for just monitoring Vox. Make the feedback current setting resistor (the resistor between VFBx to SGND) close to the device. Place on the component side and avoid vias between this resistor and the device.
- Connections from the drivers to the respective gate of the high-side or the low-side MOSFET should be as short as possible to reduce stray inductance. Use 0.65-mm (25 mils) or wider trace and via(s) of at least 0.5 mm (20 mils) diameter along this trace.
- All sensitive analog traces and components such as VOx, VFBx, VREF, GND, EN0, ENTRIPx, PGOOD, TONSEL and SKIPSEL should be placed away from high-voltage switching nodes such as LLx, DRVLx, DRVHx and VCLK nodes to avoid coupling.
- Traces for VFB1 and VFB2 should be short and laid apart each other to avoid channel to channel interference.
- In order to effectively remove heat from the package, prepare thermal land and solder to the package's thermal pad. Three by three or more vias with a 0.33-mm (13 mils) diameter connected from the thermal land to the internal ground plane should be used to help dissipation. This thermal land underneath the package should be connected to SGND, and should NOT be connected to PGND.



SLUS786G -OCTOBER 2007-REVISED JUNE 2012








### TEXAS INSTRUMENTS

www.ti.com

#### SLUS786G -OCTOBER 2007-REVISED JUNE 2012



\* Driver and switch node traces are shown for CH1 only.



www.ti.com

### **Application Circuit**




Figure 42. 5-V/8-A, 3.3-V/8-A Application Circuit (245-kHz/305-kHz Setting)

			••
SYMBOL	SPECIFICATION	MANUFACTURER	PART NUMBER
C1, C2, C8, C9	10 µ F, 25 V	Taiyo Yuden	TMK325BJ106MM
C3	10 µF, 6.3 V	TDK	C2012X5R0J106K
C11	33 µF, 6.3 V	TDK	C3216X5RBJ336M
C5, C10	330 $\mu\text{F},6.3$ V, 25 m $\Omega$	Sanyo	6TPE330ML
L1, L2	3.3 μH, 15.6 A, 5.92 mΩ	токо	FDA1055-3R3M
Q1, Q3	30 V, 9.5 mΩ	IR	IRF7821
Q2, Q4 <sup>(1)</sup>	30 V, 12 mΩ	Fairchild	FDS6690AS

#### Table 4. List of Materials for 5-V/8-A, 3.3-V/8-A Application Circuit

(1) Please use MOSFET with integrated Schottky barrier diode (SBD) for low side, or add SBD in parallel with normal MOSFET.



SLUS786G -OCTOBER 2007-REVISED JUNE 2012

# **REVISION HISTORY**

Changes from Revision E (May 2011) to Revision F				
<ul> <li>Added Input voltage range parameter, LL1, LL2, pulse width &lt; 20 ns with a value of -5 V to 30 V</li> </ul>	2			
Changes from Revision F (March 2012) to Revision G	Page			
Added electrostatic discharge ratings in ABSOLUTE MAXIMUM RATINGS table	2			

# PACKAGE MATERIALS INFORMATION

www.ti.com

### TAPE AND REEL INFORMATION


#### REEL DIMENSIONS

TEXAS INSTRUMENTS





# TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

#### TAPE AND REEL INFORMATION

\*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS51125RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51125RGER	VQFN	RGE	24	3000	330.0	12.4	4.3	4.3	1.1	8.0	12.0	Q2
TPS51125RGER	VQFN	RGE	24	3000	330.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51125RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51125RGET	VQFN	RGE	24	250	180.0	12.4	4.25	4.25	1.15	8.0	12.0	Q2
TPS51125RGET	VQFN	RGE	24	250	180.0	12.4	4.3	4.3	1.1	8.0	12.0	Q2

Texas Instruments

www.ti.com

# PACKAGE MATERIALS INFORMATION


14-Jul-2012



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS51125RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS51125RGER	VQFN	RGE	24	3000	370.0	355.0	55.0
TPS51125RGER	VQFN	RGE	24	3000	367.0	367.0	35.0
TPS51125RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS51125RGET	VQFN	RGE	24	250	210.0	185.0	35.0
TPS51125RGET	VQFN	RGE	24	250	195.0	200.0	45.0

# **MECHANICAL DATA**



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Quad Flatpack, No-Leads (QFN) package configuration.
- D. The package thermal pad must be soldered to the board for thermal and mechanical performance.
- E. See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions. F. Falls within JEDEC MO-220.
  - TEXAS INSTRUMENTS www.ti.com

# RGE (S-PVQFN-N24)


# PLASTIC QUAD FLATPACK NO-LEAD

### THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.




### NOTES: A. All linear dimensions are in millimeters



# RGE (S-PVQFN-N24)

# PLASTIC QUAD FLATPACK NO-LEAD



NOTES:

- : A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Publication IPC-7351 is recommended for alternate designs.
  - D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, Quad Flat-Pack Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets for specific thermal information, via requirements, and recommended board layout. These documents are available at www.ti.com <a href="http://www.ti.com">http://www.ti.com</a>.
  - E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
  - F. Customers should contact their board fabrication site for recommended solder mask tolerances and via tenting recommendations for vias placed in the thermal pad.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated