# Dual Synchronous Buck Controller 

## POWER MANAGEMENT

## Features

- VIN Range 3-25V
- Outputs Adjustable from 0.75 to 5.25 V ,
- or Preset Output Voltages:
- $\quad$ VOUT1 $=1.8$ or 1.5 V
- VOUT2 $=1.25$ or 1.05 V
- Low Shutdown Power
- Constant On-Time for Fast Dynamic Response
- Adjustable Switching Frequency
- Separated Frequencies for Minimal Switching Interaction:
- VOUT1 = up to 600 kHz
- VOUT2 = up to 720 kHz
- Power Save or Continuous Operation at Light Load
- Adjustable Soft-start Rates for Each Output
- Soft-Shutdown for Each Output
- Over-Voltage and Under-Voltage Fault Protection
- Cycle-by-Cycle Valley Current Limit
- DC Current Sense Using Low-Side RDSON Sensing, or RSENSE in Source of Low-Side MOSFET for Greater Accuracy
- Separate Power Good Outputs
- Separate Enable/Power Save Inputs
- 3.1A Non-Overlapping Gate Drive
- SmartDrive ${ }^{T M}$ for High-Side MOSFET
- MLP $4 \times 424$ Pin Package
- Industrial Temperature Range


## Applications

- Notebook and Sub-Notebook Graphics
- Voltage Controllers
- Tablet PCs
- Embedded Applications


## Description

The SC415 is a versatile, constant on-time, pseudo fixedfrequency, dual synchronous buck PWM controller intended for notebook computers and other battery operated portable devices. The SC415 contains all the features needed to provide cost-effective control of two independent switchmode power supplies.

The two DC outputs are adjustable from 0.75 V to 5.25 V . Additional features for each output include cycle-bycycle current limit, voltage soft-start, under-voltage and over-voltage protection, programmable over-current protection, soft shutdown, selectable power save and non-overlapping gate drive. The SC415 provides two enable/power save inputs, two soft-start inputs, two power good outputs and an on-time adjust input.

The constant on-time topology provides fast dynamic response. The excellent transient response means that SC415 based solutions require less output capacitance than competing fixed-frequency converters. Switching frequency is constant until a step in load or line voltage occurs, at which time the pulse density and frequency moves to counter the change in output voltage. After the transient event, the controller frequency returns to steady state operation. At light loads with power save enabled, the SC415 reduces switching frequency for improved efficiency.

## Typical Application Circuit



Pin Configuration


## Marking Information

Ordering Information

| Device | Package |
| :---: | :---: |
| SC415MLTRT ${ }^{(1)}$ | MLPQ-24 4X4 |
| SC415EVB | Evaluation Board |

Notes:
(1) Available in tape and reel only. A reel contains 3,000 devices.
(2) Available in lead-free package only. Device is WEEE and RoHS compliant.

Absolute Maximum Ratings

DHx, BSTx, GND (DC) ..................................... -03 to +30V
DHx, BSTx to GND (transient -100 nsec max) ............. -2.0 to +33V
LXx, TON to GND (DC) ........................................ -0.3 to +25V
LXx, TON to GND (transient -100 nsec max) ............. -2.0 to +28 V
BST1 to LX1, BST2 to LX2 (DC) ............................. -0.3 to +6.0 V
BST1 to LX1, BST2 to LX2 (transient - 100nsec max) ... 0.3 to +7.5 V
DLx to GND (DC) ............................................ 0.3 to +6.0 V
GND to RTN . . . . . . . . .................................... -0.3 to +0.3V
VDDx to RTN ............................................... -0.3 to +6.0V
ENx, FBx, ILIMx, PGDx, SSx, VOUTx to RTN...... -0.3 to VDDx +0.3V

## Thermal Information

Junction to Ambient ${ }^{(1)}$ ..... $29^{\circ} \mathrm{C} / \mathrm{W}$
Storage Temperature Range ..... -60 to $+150^{\circ} \mathrm{C}$
Operating Junction Temperature Range ..... -40 to $+125^{\circ} \mathrm{C}$
Peak IR Reflow Temperature (10s to 30s) ..... $260^{\circ} \mathrm{C}$

Exceeding the above specifications may result in permanent damage to the device or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not recommended. NOTES-
(1) Calculated from package in still air, mounted to $3^{\prime \prime} \times 4.5^{\prime \prime}, 4$ layer FR4 PCB with thermal vias under the exposed pad per JESD51 standards.
(2) Tested according to JEDEC standard JESD22-A114-B.

## Electrical Characteristics

Test Conditions: $\mathrm{V}_{\mathrm{IN}}=15 \mathrm{~V}, \mathrm{~V}_{\mathrm{OUT}}=1.5 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, 0.1 \%$ resistor dividers; RTON $=1 \mathrm{Meg} ; \mathrm{VDD} 1 / 2=5.0 \mathrm{~V}$; GND connects to PAD pin.

| Parameter |  | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| Input Supplies |  |  |  |  |  |  |  |
| VIN Input Voltage |  | 3.0 |  | 25 |  |  | V |
| VDDx Input Voltage |  | 4.5 |  | 5.5 |  |  | V |
| VDD1 + VDD2 Shutdown Current | EN1, EN2 = 0V |  | 7 |  |  | 10 | $\mu \mathrm{A}$ |
| VDD1 + VDD2 Operating Current | EN1, EN2 = 5V (Powersave Mode) FB1, FB2 > REF |  | 800 |  |  | 1200 | $\mu \mathrm{A}$ |
| Regulation |  |  |  |  |  |  |  |
| FB1, FB2 On-Time Threshold | $\begin{gathered} 0 \text { to } 85^{\circ} \mathrm{C} \\ -40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | 0.75 |  | $\begin{aligned} & 0.7425 \\ & 0.7388 \end{aligned}$ | $\begin{aligned} & 0.7575 \\ & 0.7612 \end{aligned}$ | V |
| VOUTx Output Voltage Range | External Resistors |  |  |  | 0.75 | 5.25 | V |
| VOUT1 On-Time Threshold | $\begin{gathered} \mathrm{FB} 1=5 \mathrm{~V} ; 0 \text { to } 85^{\circ} \mathrm{C} \\ \mathrm{FB} 1=5 \mathrm{~V} ;-40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | 1.8 |  | $\begin{aligned} & 1.775 \\ & 1.773 \end{aligned}$ | $\begin{aligned} & 1.8225 \\ & 1.8315 \end{aligned}$ | V |
|  | $\begin{gathered} \mathrm{FB} 1=\mathrm{RTN} ; 0 \text { to } 85^{\circ} \mathrm{C} \\ \mathrm{FB} 1=\text { RTN; }-40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & 1.5 \\ & 1.5 \end{aligned}$ |  | $\begin{aligned} & 1.4812 \\ & 1.4737 \end{aligned}$ | $\begin{aligned} & 1.5188 \\ & 1.5263 \end{aligned}$ | V |

## Electrical Characteristics (continued)

| Parameter | Conditions | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| Regulation (Continued) |  |  |  |  |  |  |  |
| VOUT2 On-Time Threshold | $\begin{gathered} \mathrm{FB} 1=5 \mathrm{~V} ; 0 \text { to } 85^{\circ} \mathrm{C} \\ \mathrm{FB} 1=5 \mathrm{~V} ;-40 \text { to } 85^{\circ} \mathrm{C} \end{gathered}$ |  | $\begin{aligned} & 1.25 \\ & 1.25 \end{aligned}$ |  | $\begin{aligned} & 1.2343 \\ & 1.2281 \end{aligned}$ | $\begin{aligned} & 1.2656 \\ & 1.2718 \end{aligned}$ | V |
|  | $\begin{aligned} & \text { FB1 }=\text { RTN; } 0 \text { to } 85^{\circ} \mathrm{C} \\ & \text { FB1 }=\text { RTN; }-40 \text { to } 85^{\circ} \mathrm{C} \end{aligned}$ |  | $\begin{aligned} & 1.05 \\ & 1.05 \end{aligned}$ |  | $\begin{aligned} & 1.0368 \\ & 1.0316 \end{aligned}$ | $\begin{aligned} & 1.0631 \\ & 1.0684 \end{aligned}$ | V |
| VOUTx Line Regulation Error |  |  | 0.04 |  |  |  | \%/V |
| VOUTx Load Regulation Error |  |  | 0.3 |  |  |  | \% |
| Timing |  |  |  |  |  |  |  |
| VOUTx On-Time ${ }^{(1)}$ <br> VOUTx Set to 1.5 V | $\begin{aligned} & \text { VOUT1; RTON }=1 \mathrm{Meg} \\ & \text { VOUT2; RTON }=1 \mathrm{Meg} \\ & \text { VOUT1; RTON }=499 \mathrm{~K} \\ & \text { VOUT2; RTON }=499 \mathrm{~K} \end{aligned}$ |  | $\begin{aligned} & 330 \\ & 200 \\ & 167 \end{aligned}$ |  | $\begin{aligned} & 320 \\ & 260 \end{aligned}$ | $\begin{aligned} & 480 \\ & 400 \end{aligned}$ | nsec |
| Minimum On-Time | DH1, DH2 |  | 50 |  |  |  | nsec |
| Minimum Off-Time | DL1, DL2 |  | 330 |  |  |  | nsec |
| Soft-Start/Shutdown |  |  |  |  |  |  |  |
| Soft-Start SSx Current Source |  |  | 5 |  | 3.5 | 6.5 | $\mu \mathrm{A}$ |
| Soft-Start Ramp Time | $\operatorname{CsS} x=4.7 \mathrm{nF}$ |  | 1500 |  |  |  | $\mu \mathrm{sec}$ |
| SSx Shutdown Discharge Resistance | $\begin{aligned} \text { ENx }=\text { RTN, } \\ \text { VOUTx }<300 \mathrm{mV} \end{aligned}$ |  | 16 |  |  |  | $\Omega$ |
| VOUTx Shutdown Discharge Resistance | $\begin{aligned} \text { ENX } & =\text { RTN, } \\ \text { VOUTx } & <300 \mathrm{mV} \end{aligned}$ |  | 16 |  |  |  | $\Omega$ |
| Analog Inputs/Outputs |  |  |  |  |  |  |  |
| VOUT1 Input Resistance | EN1 = VDD1 |  | 120 |  |  |  | $\mathrm{k} \Omega$ |
| VOUT2 Input Resistance | EN2 = VDD2 |  | 90 |  |  |  | $\mathrm{k} \Omega$ |
| FBx Input Bias Current |  |  |  |  | -1 | +1 | $\mu \mathrm{A}$ |
| Current Sense |  |  |  |  |  |  |  |
| ILIMx Source Current |  |  | 10 |  | 9 | 11 | $\mu \mathrm{A}$ |
| ILIMx Comparator Offset | ILIMx - GND |  |  |  | -10 | +10 | mV |
| Current Limit (Negative) | LXx-GND |  | 80 |  | 60 | 100 | mV |
| Zero Crossing Detector Threshold | LXx-GND |  | 0 |  | -7 | +7 | mV |
| Power Good |  |  |  |  |  |  |  |
| PGDx Threshold | 1\% Hysteresis Typical, with Respect to Regulation Point |  | -12\% |  | -9\% | -15\% |  |
| PGDx Threshold Delay Time ${ }^{(2)}$ |  |  | 5 |  |  |  | $\mu \mathrm{sec}$ |

## Electrical Characteristics (continued)

| Parameter | Conditions | $25^{\circ} \mathrm{C}$ |  |  | $-40^{\circ}$ to $85^{\circ} \mathrm{C}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Typ | Max | Min | Max |  |
| PGDx Leakage |  |  |  |  |  | 1 | $\mu \mathrm{A}$ |
| Fault Protection |  |  |  |  |  |  |  |
| VDD1 Under-Voltage Lockout | VDD1 Falling Edge (typical hysteresis 100 mV ) |  | 4.0 |  | 3.7 | 4.2 | V |
| VOUTx Under-Voltage Fault | VOUTx Falling Edge |  | -30 |  | -35 | -25 | \% |
| VOUTx Under-Voltage Fault Delay ${ }^{(2)}$ |  |  | 8 |  |  |  | clks |
| VOUTx Over-Voltage Fault |  |  | 20 |  | +17 | +23 | \% |
| VOUTx Over-Voltage Fault Delay ${ }^{(2)}$ |  |  |  |  |  |  | $\mu \mathrm{sec}$ |
| Thermal Shutdown ${ }^{(2)}$ | Latching, $>10^{\circ} \mathrm{C}$ Hysteresis |  |  |  |  |  | ${ }^{\circ} \mathrm{C}$ |
| Inputs/Outputs |  |  |  |  |  |  |  |
| EN1, EN2 Input Low Voltage | VOUTx Disabled |  |  |  |  | 1.2 | V |
| ENx Input Forced Continuous Mode Operation | ENx $=$ Open |  | 2.0 |  |  |  | V |
| ENx Input High Voltage | VOUTx Enabled, Power Save Enabled |  |  |  | 3.1 |  | V |
| ENx Input Resistance | R Pull Up to VDDx |  | 1.5 |  |  |  | $\mathrm{M} \Omega$ |
|  | R Pull Down to RTN |  | 1 |  |  |  | $\mathrm{M} \Omega$ |
| FBx Input Low Voltage |  |  | 0.3 |  |  |  | V |
| FBx Input High Voltage |  |  |  |  | VDDx -0.7 |  | V |
| Power Good Output Low Voltage | $\mathrm{R}_{\text {PGDx }}=10 \mathrm{k} \Omega$ to VDDx |  |  |  |  | 0.4 | V |
| Gate Drivers |  |  |  |  |  |  |  |
| Shoot-Thru Protection Delay ${ }^{(2)}$ | DHx or DLx Rising |  | 30 |  |  |  | nsec |
| DLx Pull-Down Resistance | DL Low |  | 0.8 |  |  | 1.6 | $\Omega$ |
| DLx Sink Current ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{DLx}}=2.5 \mathrm{~V}$ |  | 3.1 |  |  |  | A |
| DLx Pull-Up Resistance | DLx High |  | 2 |  |  | 4 | $\Omega$ |
| DLx Source Current ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{DLx}}=2.5 \mathrm{~V}$ |  | 1.3 |  |  |  | A |
| DHx Pull-Down Resistance | DHx Low, $B S T x-L X x=5 V$ |  | 2 |  |  | 4 | $\Omega$ |
| DHx Pull-Up Resistance ${ }^{(3)}$ | DHx High, $\mathrm{BSTx}-\mathrm{LXx}=5 \mathrm{~V}$ |  | 2 |  |  | 4 | $\Omega$ |
| DHx Sink/Source Current ${ }^{(2)}$ | $\mathrm{V}_{\mathrm{DHx}}=2.5 \mathrm{~V}$ |  | 1.3 |  |  |  | A |

## Notes:

1) $R T O N=1 \mathrm{Meg}$.
2) Guaranteed by design.
3) Semtech's SmartDrive ${ }^{\text {TM }}$ FET drive first pulls DH high with a pull-up resistance of $10 \Omega$ (typical) until $\mathrm{LX}=1.5 \mathrm{~V}$ (typical). At this point, an additional pull-up device is activated, reducing the resistance to $2 \Omega$ (typical). This negates the need for an external gate or boost resistor.

## Pin Descriptions

| Pin \# | Pin Name | Pin Function |
| :---: | :---: | :--- |
| 1 | LX1 | Switching (phase) node for VOUT1 |
| 2 | BST1 | Boost capacitor connection for VOUT1 high-side gate drive |
| 3 | VDD1 | 5V supply input for VOUT1 analog circuits and gate drive outputs. Under-voltage lockout for the 5V supply is <br> sensed on VDD1 only. |
| 4 | DL1 | Gate drive output for the VOUT1 low-side external MOSFET |
| 5 | EN1 | Enable input for VOUT1. Ground to disable the VOUT1 switcher. Leave open to enable VOUT1 switcher with <br> power-save disabled. Connect to VDD1 to enable VOUT1 in power-save mode. |
| 7 | SS1 | Soft-start input for VOUT1. For independent start-up, connect a capacitor to RTN. |
| 6 | FB1 | RT1 | | Connect to the output capacitor of VOUT1. Used for DH1 On-Time generation, and for VOUT1 regulation when |
| :--- |
| FB1 is connected to VDD1 or RTN. |

## Block Diagram



SC415 Block Diagram

## Applications Information

## SC415 Synchronous Buck Controller

The SC415 is a dual synchronous controller which simplifies the task of designing a dual-output power supply.

## VIN and +5V Bias Supplies

The SC415 requires an external +5 V bias supply in addition to the VIN supply. If stand-alone capability is required, the +5 V supply can be generated with an external linear regulator.

## Pseudo-Fixed Frequency Constant On-Time PWM Controller

The PWM control method for each output is a constant-ontime, pseudo-fixed frequency PWM controller, see Figure 1. The ripple voltage seen across the output capacitor's ESR provides the PWM ramp signal. The on-time is determined by an internal one-shot whose period is proportional to output voltage and inversely proportional to input voltage. A separate one-shot sets the minimum off-time (typically 330ns). The two converters are designed to operate at different frequencies to minimize interaction. Side2 frequency is set typically $20 \%$ higher than Side 1.


Figure 1

## On-Time One-Shot (TON)

Each side has an internal on-time one-shot comparator which has two inputs. One input looks at the output voltage via the VOUT pin, while the other input samples the input voltage via the TON pin and converts it to a proportional current. This current charges an internal ontime capacitor. The TON on-time is the time required for this capacitor to charge from zero volts to VOUT, thereby making the on-time directly proportional to output voltage and inversely proportional to input voltage. This implementation results in a fairly constant switching frequency with no clock generator.

The nominal frequency is set through an external resistor connected between VIN and the TON pin. To minimize interaction between the two converters, Side2 is set to operate at a slightly higher frequency. The general equations for the side1 and side2 on-times are:

$$
\begin{aligned}
& \text { TON1 }=3.3 \times(\text { RTON }+37) \times(\text { VOUT/VIN })+35 \\
& \text { TON2 }=2.75 \times(\text { RTON }+37) \times(\text { VOUT/VIN })+35 \\
& (\text { TON2 in nsec, RTON in k })
\end{aligned}
$$

## Switch-Mode Operation

The switch-mode operation is explained below and is identical for both sides except for the difference in the TON timing.

The output voltage is sensed at the FB pin and is compared to the internal 750 mV reference. (The output voltage can also be sensed at the VOUT pin which uses an internal resistor divider, see VOUT Voltage Selection.) When the sensed voltage drops below 750 mV , this triggers a single TON pulse, which is fed to the DH high-side driver. The DH pulse-width follows TON according to the TON equation, and after that time DH drives low to shut off the high-side MOSFET.

After DH drives low, the DL output drives high to energize the low-side MOSFET.

## Applications Information (continued)

Once high, DL has a minimum pulse width of typically 330 nsec which is the minimum off-time. At the end of the minimum off-time, DL continues to stay high until one of the following occurs:

- The FB comparator input drops to the 750 mV reference, as sensed through the FB pin or the VOUT pin
- The Zero Cross detector trips, if psave is active
- The Negative Current Limit detector trips

If DL drives low because FB has dropped to 750 mV , then another DH on-time is started. This is normal operation at heavy load (fully synchronous operation where either DH or DL is high except during transitions).

The Zero Cross detector monitors the voltage across the low-side MOSFET during the DL high time and detects when it reaches zero. If DL drives low because of the Zero Cross detector, and psave is active, then both DH and DL will remain low until $F B$ drops to 750 mV , at which point the next DH on-time will begin.

If a Zero Cross is detected on eight consecutive cycles, then for each subsequent switching cycle DL will shut off when the Zero Cross detector trips; see the PSAVE Operation section. When this occurs, both DH and DL will stay low until $F B$ drops to 750 mV , which will begin the next DH on-time. This is normal operation at light load, (PSAVE Operation, where each cycle consists of a DH pulse, a DL pulse, and dead time with both DH and DL low).

The Negative Current Limit detector trips when the drain voltage at the low-side MOSFET reaches +80 mV , indicating that a large negative current flows through the inductor from VOUT. When this occurs, DL drives low. Both DH and DL will then stay low until FB drops to 750 mV , which will begin the next DH on-time. Tripping Negative Current Limit is rare.

To help reduce noise interaction between sides, the rising edge of each DH driver is inhibited momentarily if the other side is switching. For example, if FB2 reaches
the 750 mV trip point at the same instant that side 1 is performing a DH or DL transition (up or down), then side2's DH driver is held off for roughly 30 nsec to allow side1 to finish switching.

## VOUT Voltage Selection

Output voltage is regulated by comparing VOUT as seen through a resistor divider to the internal 750 mV reference, see Figure 2. Each output can be adjusted to a voltage between $0.75-5.25 \mathrm{~V}$. The output voltage is set by the equation:
$V_{\text {out }}=0.75 \times(1+\mathrm{R} 1 / R 2)$


Figure 2
Note: the parallel resistance of R1 and R2 should not be less than $2 k \Omega$. Using a smaller resistance can cause the IC to default to the internal preset output voltages shown on Page 11.

There are fixed output voltages accessible through each FB pin. If the FB pin is connected to either RTN or +5 V , then the IC will ignore the FB pin and instead regulate the output voltage using the VOUT pin which is connected to internal resistor divider. Note that each FB input operates independently of the other.

## Applications Information (continued)

The voltages available are shown:

| FB Internal Voltage Selection |  |  |
| :---: | :---: | :---: |
|  | $\mathrm{FB}=$ RTN | $\mathrm{FB}=+5 \mathrm{~V}$ |
| Side1 | 1.5 V | 1.8 V |
| Side2 | 1.05 V | 1.25 V |

## Enable/Psave Inputs

Each converter has a separate Enable pin. Each EN input operates as follows:

EN = GND. This turns the converter off.
$\mathrm{EN}=$ open (float). This turns the converter on with psave mode disabled (continuous conduction mode). In this case, the EN pin will float to approximately 2 V due to an internal $1.5 \mathrm{Meg} / 1 \mathrm{Meg}$ resistor divider from the +5 V supply at VDDx to ground.
$\mathrm{EN}=$ high ( 3.1 V min ). This turns the converter on with psave mode enabled. At light loads, the converter will operate in psave mode.

Note that the two EN pins are separate, so each output can be disabled or operated with or without psave independently.

If both EN1 and EN2 are grounded, the device is placed into the lowest-power state, drawing typically $10 \mu \mathrm{~A}$ from the +5 V supply.

## PSAVE Operation

Each output provides automatic PSAVE operation at light loads if the ENx pin is set high. The internal ZeroCross comparator looks for inductor current (via the voltage across the lower MOSFET) to fall to zero on eight consecutive switching cycles. Once observed, the controller enters PSAVE mode and turns off the low-side MOSFET on each subsequent cycle when the current crosses zero. To add hysteresis, the on-time is also increased by $25 \%$ when PSAVE mode is active, for that output only; it does not affect the other converter. The
efficiency improvement at light loads more than offsets the disadvantage of slightly higher output ripple. If the inductor current does not cross zero on any switching cycle, the controller immediately exits PSAVE. Once PSAVE is exited, it requires 8 switching cycles at light load to reenter PSAVE. Since the controller counts zero crossings, the converter can sink current as long as the current does not cross zero on eight consecutive cycles. This allows the output voltage to recover quickly in response to negative load steps.

When operating in PSAVE mode at light loads, the LX waveform will not have the typical square wave shape seen when operating in continuous conduction mode. Shortly after DL drives low, and both MOSFETs are off, the LX voltage will show ringing. This ringing is caused by the LC circuit formed by the inductor and device capacitance of the MOSFETs and low-side diode. When the lowside MOSFET turns off the inductor current falls toward zero. When it reaches zero, the inductance and MOSFET capacitances will tend to ring freely. This is normal PSAVE operation as shown in Figure 3:


Figure 3

## Applications Information (continued)

## Smart Psave Protection

In some applications, active loads on VOUT can leak current from a higher voltage and thereby cause VOUT to slowly rise and reach the OVP threshold, causing a hard shutdown; the SC415 uses Smart Power Save to prevent this. When the output voltage exceeds $8 \%$ above nominal ( 810 mV at FB ), that converter then exits PSAVE (if already active), and DL drives high to energize the low-side MOSFET. This will draw current from VOUT via the inductor causing VOUT to fall. When FB drops to the 750 mV trip point, a normal TON switching cycle begins. This method cycles energy from VOUT back to VIN and prevents a hard OVP shutdown, and also minimizes operating power by avoiding continuous conduction-mode operation. If a light load is present, DH/DL switching continues for 8 consecutive cycles and then the IC re-turns to PSAVE mode to reduce operating power.

## Current Limit

Current limiting can be accomplished in two ways. The RDSON of the lower MOSFET can be used as a current sensing element, or a sense resistor at the lower MOSFET source can be used if greater accuracy is needed. RDSON sensing is more efficient and less expensive. In both cases, the RILIM resistor sets the over-current threshold. RILIM connects from the ILIM pin to either the lower MOSFET drain (for RDSON sensing) or the high side of the current-sense resistor. RILIM connects to a $10 \mu$ A current source from the ILIM pin which turns on when the lowside MOSFET turns on (DL is high). If the voltage drop across the sense resistor or low-side MOSFET exceeds the voltage across RILIM, then the voltage at the ILIM pin will be negative or below GND, and current limit will activate. The high-side MOSFET is not allowed to turn on until the voltage drop across the sense resistor or MOSFET falls below the voltage across the RILIM resistor (ILIM pin reaches GND). If the overload at the output continues, the DH pulses will get farther apart, and the output voltage will fall. Eventually the output will fall enough to cause FB to drop to 525 mV , activating the under-voltage protection and shutting down the converter.

The current sensing scheme actually regulates the inductor valley current, (see Figure 4). This means that if the current limit is set to 10A, the peak current through the inductor would be 10A plus the peak ripple current, and the average current through the inductor would be 10 A plus $1 / 2$ the peak-to-peak ripple current.


Figure 4

The RDSON sensing circuit is shown in Figure 5 with RILIM = R1 and RDSON of Q2.


Figure 5

## Applications Information (continued)

The resistor sensing circuit is shown in Figure 6 with RILIM $=\mathrm{R} 1$ and RSENSE $=$ R4


Figure 6

The following over-current equation can be used for both RDSON or resistive sensing. For RDSON sensing, the MOSFET RDSON rating is used for the value of RSENSE.

$$
\operatorname{LLOC}(\text { Valley })=10 \mu \mathrm{~A} \times \text { RLLIM } / \text { RSENSE }
$$

## Power Good Output

Each output provides a power good (PGD) output, which is an open-drain output requiring a pull-up resistor. When the output voltage as sensed at FB is $-9 \%$ from the 750 mV reference ( 682 mV ), PGD is pulled low. It is held low until the output voltage returns above -9\% of nominal; the falling edge of PGD is not latched. PGD is held low during start-up and will not be allowed to transition high until soft-start is completed, when SS reaches 750 mV . There is a $5 \mu \mathrm{~s}$ delay built into the PGD circuit to prevent false transitions.

PGD also transitions low if the FB pin exceeds $+20 \%$ of nominal $(900 \mathrm{mV})$, which is also the over-voltage shutdown point.

## Output Over-Voltage Protection (OVP)

In steady state operation, when FB exceeds $20 \%$ of nominal $(900 \mathrm{mV}$ ), DL latches high and the low-side MOSFET is turned on. DL stays high and the SMPS stays off until the EN/PSV input is toggled or VDD1 is recycled. There is a $5 \mu$ s delay built into the OVP detector to prevent false transitions. PGD is also held low after an OVP.

## Output Under-Voltage Protection (UVP)

When FB falls $30 \%$ below nominal (to 525 mV ) for eight consecutive clock cycles, the output is shut off; the DL/ DH drivers are pulled low to tristate the MOSFETs, and the Converter stays off until its Enable input is toggled or the VDD1 supply is recycled. The other output does not shut off during UVP.

## POR and UVLO

Under-voltage lockout circuitry (UVLO) inhibits switching and tristates all DH/DL drivers until the +5 V supply at VDD1 rises above typically 4.1 V . An internal power-on reset (POR) occurs when VDD1 exceeds 4.1 V , which resets the fault latches and quickly discharges the soft-start capacitors to prepare the PWM for startup switching. At this time the SC415 will exit UVLO and begin the soft-start cycle.

## Startup Sequence

The startup sequence for each output relies on an external ramp at the SS pin. During startup, the FB comparator uses the $S S$ ramp voltage as the reference until $S S$ reaches 750 mV , at which point the FB comparator switches over to the internal fixed 750 mV reference. The external ramp is created by connecting a capacitor to the SS pin.

Before starting, with EN low, the SS pin is internally tied to GND through $4 \mathrm{k} \Omega$. When EN is released, SS is briefly pulled to GND through 16 ohms to discharge residual voltage on the SS capacitor. Then the resistances are removed and a $5 \mu \mathrm{~A}$ source current flows out of the SS pin.

## Applications Information (continued)

The $5 \mu \mathrm{~A}$ current into the capacitor creates a linear voltage ramp. The internal FB comparator tracks this SS ramp, which forces VOUT to also track the SS ramp. The time in msec needed for the SS ramp to reach the 750 mV reference is:

$$
\begin{aligned}
& \mathrm{T}_{\text {START }}=\mathrm{Css} \times 150 \\
& \left(\mathrm{~T}_{\text {START }} \text { in } \mu \mathrm{sec}, \mathrm{Css} \text { in } \mathrm{nF}\right)
\end{aligned}
$$

At the end of this time, the SS pin has reached 750 mV and the output voltage is at its nominal value. The FB comparator then switches over to the internal 750 mV REF, and the SS pin is thereafter ignored.

The $5 \mu \mathrm{~A}$ current source remains on, so the Css capacitor continues to charge up to +5 V .

The startup waveforms when using a capacitor for the voltage ramp are shown in Figure 7.


Figure 7

## Shutdown

When the EN pin is set low, the SS pin is discharged and the output DH/DL drivers are pulled low. There is a small delay between EN going low and DH/DL turning off. The shutdown delay is given by the equation:

$$
\begin{aligned}
& \mathrm{T}_{\text {SD_DEAAY }}=\mathrm{Css} \times 19 \\
& \left(\mathrm{~T}_{\text {SD_DELAY }} \text { in usec, } \mathrm{Css} \text { in } \mathrm{nF}\right)
\end{aligned}
$$

With DH/DL set low, there is no switching, and the output capacitor is discharged into the VOUT pin discharge resistance of 16 ohms. This provides a soft-discharge with no need for a clamp diode across the output capacitor. When DH/DL stop switching, then that side is placed into an inactive, low-power state.

## MOSFET Gate Drivers

The DH and DL drivers are optimized to drive moderate high-side and larger low-side power MOSFETs. An adaptive dead-time circuit monitors the DL output and prevents the high-side MOSFET from turning on until DL is fully off; another circuit monitors the DH output and prevents the low-side MOSFET from turning on until DH is fully off.

Note: be sure there is low resistance and low inductance between the DH and DL outputs to the gate of each MOSFET.

## SmartDrive ${ }^{\text {TM }}$

Each side uses Semtech's proprietary SmartDrive to reduce switching noise. The DH drivers will turn on the high-side MOSFET at a lower rate initially, allowing a softer, smooth turn-off of the low-side diode. Once the diode is off, the SmartDrive circuit automatically drives the high-side MOSFET on at a rapid rate. This technique reduces switching less while maintaining high efficiency, and also avoids the need for snubbers or series resistors in the gate drive.

## Applications Information (continued)



Figure 8

## Design Procedure

Prior to designing a switch mode supply, the input voltage, load current, and switching frequency must be specified. For notebook systems the maximum input voltage (VINMAX) is determined by the highest AC adaptor voltage, and the minimum input voltage (VINMIN) is determined by the lowest battery voltage after accounting for voltage drops due to connectors, fuses and battery selector switches.

In general, four parameters are needed to define the design:

1. Nominal output voltage (VOUT)
2. Static or DC output tolerance
3. Transient response
4. Maximum load current (IOUT)

Therearetwo values ofload currentto consider:continuous load current and peak load current. Continuous load current is concerned with thermal stresses which drive the selection of input capacitors, MOSFETs and diodes. Peak load current determines instantaneous component stresses and filtering requirements such as inductor saturation, output capacitors and design of the current limit circuit.

Design example:

$$
\begin{aligned}
& \text { VIN }=10 \mathrm{~V} \text { min, } 20 \mathrm{~V} \text { max } \\
& \text { VOUT1 }=1.8 \mathrm{~V}+/-4 \% \\
& \text { Load }=10 \mathrm{~A} \text { maximum } \\
& \text { Side1 will be used as an example. }
\end{aligned}
$$

## Inductor Selection

Low inductor values result in smaller size but create higher ripple current. Higher inductor values will reduce the ripple current but are larger and more costly. Because wire resistance varies widely for different inductors and because magnetic core losses vary widely with operating conditions, it is often difficult to choose which inductor will optimize efficiency. The general rule is that higher inductor values have better efficiency at light loads due to lower core losses and lower peak currents, but at high load the smaller inductors are better because of lower resistance. The inductor selection is generally based on the ripple current which is typically set between $20 \%$ to $50 \%$ of the maximum load current. Cost, size, output ripple and efficiency all play a part in the selection process.

The first step is to select the switching frequency. In this case VOUT1 will be used at a nominal 270 kHz .

For 15 V input and 1.8 V output, the typical on-time is:

$$
\begin{aligned}
& \text { TONtyp }=\text { VOUT/VIN/Freq } \\
& \text { TONtyp }=444 \text { nsec. }
\end{aligned}
$$

The timing resistor RTON must be selected to provide TONtyp:

$$
\begin{aligned}
& \text { RTON }=(\text { TONtyp }-35) \times(\text { VIN } /(3.3 \times \text { VOUT })-37 \\
& \text { RTON }=976 \mathrm{k} . \\
& \text { We will use RTON }=1 \mathrm{Meg} .
\end{aligned}
$$

Note that side 2 will run typically $20 \%$ faster than side1, in this case 320 kHz .

## Applications Information (continued)

During the DH on-time, voltage across the inductor is (VIN - VOUT). To determine the inductance, the ripple current must be defined. Smaller ripple current will give smaller output ripple voltage but will require larger inductors. The ripple current will also set the boundary for PSAVE operation. The switcher will typically enter PSAVE operation when the load current decreases to $1 / 2$ of the ripple current; (i.e. if ripple current is 4A then PSAVE operation will typically start for loads less than 2A. If ripple current is set at $40 \%$ of maximum load current, then PSAVE will occur for loads less than $20 \%$ of maximum).

The equation for inductance is:

$$
\mathrm{L}=(\mathrm{VIN}-\mathrm{VOUT}) \times \text { TON } / \mathrm{I}_{\text {RPPLE }}
$$

Use the maximum value for VIN, and for TON use the value associated with maximum VIN, and that side's TON using the RTON value selected. For selecting the inductor, we start with the highest VOUT setting and a maximum ripple current of 4A.

TON1 $=343$ nsec at $20 \mathrm{VIN}, 1.8 \mathrm{VOUT}$

$$
\mathrm{L}=(20-1.8) \times 343 \mathrm{nsec} / 4 \mathrm{~A}=1.56 \mu \mathrm{H}
$$

We will use $1.5 \mu \mathrm{H}$ which will slightly increase the maximum IRIPPLE to 4.2A.

Note: the inductor must be rated for the maximum DC load current plus $1 / 2$ of the ripple current.

The minimum ripple current is also calculated. This occurs when VIN is at the minimum value of 10 V .

$$
\begin{aligned}
\text { TON }_{\text {VINMIN }} & =3.3 \times(\text { RTON }+37) \times(\text { VOUT/VIN })+35 \\
\text { TON }_{\text {VIIMIN }} & =651 \mathrm{nsec} \\
\mathrm{I}_{\text {RIPPLE }} & =(\text { VIN }- \text { VOUT }) \times \text { TON } / \mathrm{L} \\
\mathrm{I}_{\text {RIPPLE_UINMIN }} & =(10-1.8) \times 651 \mathrm{nsec} / 1.5 \mu \mathrm{H} \\
& =3.55 \mathrm{~A}
\end{aligned}
$$

## Capacitor Selection

The output capacitors are chosen based on required ESR and capacitance. The ESR requirement is driven by the output ripple requirement and the DC tolerance. The output voltage has a $D C$ value that is equal to the valley of the output ripple, plus $1 / 2$ of the peak-to-peak ripple. Changing the ripple voltage will lead to a change in DC output voltage.

The design goal is $+/-4 \%$ output regulation. The internal 750 mV reference tolerance is $1 \%$, and assuming $1 \%$ tolerance for the FB resistor divider, this allows $2 \%$ tolerance due to VOUT ripple. Since this $2 \%$ error comes from $1 / 2$ of the ripple voltage, the allowable ripple is $4 \%$, or 72 mV for a 1.8 V output. Although this is acceptable from a regulation standpoint, 72 mV ripple is high for a 1.8 V output and therefore more realistic ripple value of 36 mV will be used ( $2 \%$ of VOUT).

The maximum ripple current of 4.2 A creates a ripple voltage across the ESR. The maximum ESR value allowed would create 36 mV ripple:

$$
\begin{aligned}
& \text { ESRMAX }=\mathrm{V}_{\text {RIPLLE }} / I_{\text {RIPPLEMAX }}=36 \mathrm{mV} / 4.2 \mathrm{~A} \\
& \text { ESRMAX }=8.6 \mathrm{~m} \Omega
\end{aligned}
$$

While the ESR is chosen to meet ripple requirements, the output capacitance ( $\mu \mathrm{F}$ ) is typically chosen based on transient requirements. A worst-case load release, from maximum load to no load at the exact moment when inductor current is at the peak, defines the required capacitance. If the load release is instantaneous (load changes from maximum to zero in a very small time), the output capacitor must absorb all the inductor's stored energy. This will cause a peak voltage on the capacitor according to the equation:

$$
C_{\text {OUTMIN }}=\frac{L \times\left(\text { IOUT }+1 / 2 \times I_{\text {RPPLEMAX }}\right)^{2}}{\left(V_{\text {PEAK }}{ }^{2}-V_{\text {OUT }^{2}}\right)^{2}}
$$

## Applications Information (continued)

With a peak voltage $\mathrm{V}_{\text {peak }}$ of 1.98 V ( 180 mV or $10 \%$ rise above 1.8 V upon load release), the required capacitance is,

$$
\begin{aligned}
& \text { COUT }_{\text {MIN }}=1.5 \mu \mathrm{H} \times(10+1 / 2 \cdot 4.2)^{2} /\left(1.98^{2}-1.8^{2}\right) \\
& \text { COUT }_{\text {MIN }}=323 \mu \mathrm{~F}
\end{aligned}
$$

The above requirements ( $323 \mu \mathrm{~F}, 6.4 \mathrm{~m} \Omega$ ) can be met using a single $330 \mu \mathrm{~F} 6 \mathrm{~m} \Omega$ capacitor.

Note that output voltage ripple is often higher than expected due to the ESL (inductance) of the capacitor. See the Stability Considerations section.

If the load release is relatively slow, the output capacitance can be reduced. At heavy loads during normal switching, when the FB pin is above the 750 mV reference, the DL output is high and the low-side MOSFET is on. During this time, the voltage across the inductor is approximately -VOUT. This causes a down-slope or falling di/dt in the inductor. If the load di/dt is not much faster than the di/dt in the inductor, then the inductor current can track change in load current, and there will be relatively less overshoot from a load release. The following formula can be used to calculate the needed capacitance fora given dILOAD/dt.

$$
\begin{aligned}
& \mathrm{IL}_{\text {PeAA }}=\mathrm{IMAX}+1 / 2 \times \mathrm{I}_{\text {RPPPEEMAX }} \\
& \mathrm{I}_{\text {PEAK }}=10+1 / 2 \times 4.2 \stackrel{=12.1 \mathrm{~A}}{=10}
\end{aligned}
$$

Rate of change of Load current $=\mathrm{d}$ ILOAD $/ \mathrm{dt}$
$\operatorname{IMAX}=$ maximum DC load current $=10 \mathrm{~A}$

$$
\mathrm{C}_{\text {OUT }}=\frac{\mathrm{IL}_{\text {PEAK }} \times\left(\mathrm{L} \times \mathrm{IL}_{\text {PEAK }} / \mathrm{V}_{\text {OUT }}-\mathrm{I}_{\text {MAX }} / \mathrm{dILOAD} / \mathrm{dt}\right)}{2 \times\left(\mathrm{V}_{\text {PEAK }}-\mathrm{V}_{\text {OUT }}\right)}
$$

Example: Load dl/dt $=2.5 \mathrm{~A} / \mu \mathrm{sec}$
This would cause the output current to move from 10A to zero in $4 \mu \mathrm{sec}$.

$$
\begin{aligned}
& \mathrm{C}_{\text {out }}=\frac{12.1 \times(1.5 \mu \mathrm{H} \times 12.1 / 1.8-10 /(2.5 / 1 \mu \mathrm{sec})}{2 \times(1.98-1.8)} \\
& \mathrm{C}_{\text {out }}=204 \mu \mathrm{~F}
\end{aligned}
$$

Note that $204 \mu \mathrm{~F}$ is less than the $330 \mu \mathrm{~F}$ needed to meet the harder (instantaneous) transient load release.

## Stability Considerations

Unstable operation shows up in two related but distinctly different ways: fast-feedback loop instability due to insufficient ESR and double-pulsing.

Loop instability can cause oscillations at the output as a response to line or load transients. These oscillations can trip the over-voltage protection latch or cause the output voltage to fall below the tolerance limit. The best way for checking stability is to apply a zero-to-full load transient and observe the output voltage ripple envelope for overshoot and ringing. Over one cycle of ringing after the initial step is a sign that the ESR should be increased.

## SC415 ESR Requirements

The on-time control used in the SC415 regulates the valley of the output ripple voltage. This ripple voltage consists of a term generated by the ESR of the output capacitor and a term based on the capacitance charging and discharging during the switching cycle. A minimum ESR is required to generate the required ripple voltage for regulation. For most applications the minimum ESR ripple voltage is dominated by PCB layout and the properties of the output capacitors, typically SP or POSCAP devices. For stability the ESR zero of the output capacitor should be lower than one-third the switching frequency. The formula for minimum ESR is:

$$
\text { ESRMIN }=3 /(2 \times \pi \times \text { COUT } \times \text { FREQ })
$$

For applications using ceramic output capacitors, the ESR is generally too small to meet the above criteria. In these cases it is possible to create a ripple voltage ramp that mimics the ESR ramp.

SEMTECH

## Applications Information (continued)

This virtual ESR ramp is created by integrating the voltage across the inductor, and coupling the signal into the FB pin as shown in Figure 9.


Figure 9

## Double-Pulsing

Double-pulsing occurs because the ripple waveform seen at the FB pin is either too small, or because the FB and VOUT ripple waveform is very noisy and prone to cause premature triggering of the FB comparator. Both are discussed below.

## Increasing FB Ripple

If the ripple waveform at $F B$ is too small, the $F B$ waveform will be susceptible to switching noise. Note that under normal conditions the FB voltage is within $10-20 \mathrm{mV}$ of the 750 mV trip point. Noise can couple into the FB point from either side1 or side1, or even from an external circuit. This causes the FB comparator to trigger too quickly after the 330nsec minimum off-time has expired. Double-pulsing will result in higher ripple voltage at the output but in most cases is harmless.

A way to remedy this is to couple more ripple into FB from VOUT. Note that the feedback resistor divider attenuates the FB ripple. This can be compensated by placing a small capacitor in parallel with the top resistor, which effectively increases the ripple that appears at FB.

The schematic with added capacitor C as shown in Figure 10.


## Figure 10

This capacitor should be left out until confirmation that double-pulsing exists. It is best to leave a spot on the PCB in case it is needed.

## FB/VOUT Ripple Waveform

Because the constant on-time control method triggers a DH pulse whenever the FB waveform reaches the 750 mV trip point, it is important that the VOUT and FB ripple waveforms are well shaped. This waveform will depend on the output capacitors.

The idealized circuit has an inductor, a capacitor COUT with series ESR. The charging and discharging of COUT is generally much smaller than the ripple voltage due to ESR, so the resulting ripple waveform is generally determined by ESR only.

## Applications Information (continued)

The result is a well-defined sawtooth waveform, as shown in Figure 11.


## Figure 11

In real applications, the output capacitor also has some series inductance (ESL), and this can have a large effect on ripple. The ripple current creates voltage across the ESL; this is a square wave similar to the LX waveform. The result is shown below. Note the fast rising and falling edges created by the ESL as show in Figure 12.


In addition to the ESL, most applications also have a small capacitor in parallel with COUT; this is typically a small ceramic capacitor intended to absorb high frequency noise not filtered by the output capacitor, as shown by CB in Figure 13.


Figure 13
This capacitor CB can have a large effect on the ripple waveform. The switch transitions are fast, typically $10-30$ nsec. At this high speed, the output capacitor impedance is dominated by ESL. In parallel with this is CBP. The effective circuit is a parallel L-C filter, with ESL in parallel with CPB. Thus the choice of CB can have significant effect on the ripple waveform. The parallel LC circuit can ring at high levels, and this can cause the VOUT and therefore FB ripple to go below the trip point too early. Since the FB waveform goes below the threshold soon after the DH pulse is finished, there is the potential for double-pulsing.

Figure 12

## Applications Information (continued)

Figure 14 shows example of this.


Figure 14

There are two ways to deal with this issue. One is to use a larger ceramic capacitor, typically $2.2-10 \mu \mathrm{~F}$, which significantly smooths the ripple waveform as shown in Figure 15.


Figure 15

A second solution is to add a small RC filter in series with the FB resistor path, shown by RF/CF. This RC filter is intended to remove the high-frequency noise but still allow the ripple to reach the FB pin as shown in Figure 16. Recommended values are 10 ohms and 10 nF .


Figure 16

## Dropout Performance

The VOUT adjust range for continuous-conduction operation is limited by the fixed 330nsec (typical) Minimum Off-time One-shot. When working with low input voltages, the duty-factor limit must be calculated using worst-case values for on and off times.

The IC duty-factor limitation is given by:
DUTY = TONMIN/(TONMIN + TOFFMAX)

Be sure to include inductor resistance and MOSFET onstate voltage drops when performing worst-case dropout duty-factor calculations.

SEMTECH

## Applications Information (continued)

## SC415 System DC Accuracy (VOUT Controller)

Three factors affect VOUT accuracy: the trip point of the FB error comparator, the switching frequency variation with line and load, and the external resistor tolerance. The error comparator offset is trimmed to trip when the feedback pin is $750 \mathrm{mV},+/-1 \%$ over the range of 0 to $85^{\circ} \mathrm{C}$.

The on-time pulse is programmed using the RTON resistor to give a desired frequency. However, some frequency variation with line and load is expected. This variation changes the output ripple voltage. Because constant on-time converters regulate to the valley of the output ripple, $1 / 2$ of the output ripple appears as a DC regulation error. For example, If the output ripple is 50 mV with VIN $=6$ volts, then the measured DC output will be 25 mV above the comparator trip point. If the ripple increases to 80 mV with VIN $=25$ volts, then the measured DC output will be 40 mV above the comparator trip. The best way to minimize this effect is to minimize the output ripple.

The use of $1 \%$ feedback resistors contributes typically $1 \%$ error. If tighter DC accuracy is required use $0.1 \%$ resistors.

The output inductor value may change with current. This will change the output ripple and thus the DC output voltage. The output ESR also affects the ripple and thus the DC output voltage.

## Switching Frequency Variations

The switching frequency will vary somewhat due to line and load conditions. The line variations are a result of a fixed offset in the on-time one-shot, as well as unavoidable delays in the external MOSFET switching. As input voltage increases, these factors make the actual DH on-time slightly longer than the idealized on-time. The net effect is that frequency tends to fall slightly with increasing input voltage.

The frequency variation with load is due to losses in the power train from IR drop and switching losses. For a conventional PWM constant-frequency topology, as load increases the duty cycle also increases slightly to compensate for IR and switching losses in the MOSFETs and inductor. A constant on-time topology must also overcome the same losses by increasing the effective duty cycle (more time is spent drawing energy from VIN as losses increase). Since the on-time is constant for a given VOUT/VIN combination, the way to increase duty cycle is to gradually shorten the off-time. The net effect is that switching frequency increases slightly with increasing load.

## Applications Information (continued)

## Layout Guidelines

As with any switch-mode converter, and especially a dual-channel converter, a good pcb layout is essential for optimum performance. The following guidelines should be used for pcb layout.

## Placement

Note that the pins on the IC are arranged in four groups, i.e. Side1 Power, Side2 Power, Side1 Analog, and Side2 Analog, as shown below.


For placement, power devices for side 1 should be grouped together near the gate drive pins for side1 (pins 23-24 and 1-8). Power devices for side 2 should be grouped together near the gate-drive pins for side2 (pins 15-20).

The feedback and VOUT sense components should be located near the FBx/VOUTx pins. This includes the feedback resistors and capacitors if used.

## Ground Connections

When doing placement, be aware that there are four grounds.

1. Power ground for Side1
2. Power ground for Side2
3. Analog ground for Side1
4. Analog ground for Side2

Note that grounds (1) and (2) are high-current and contain high noise. These grounds carry the DL gate drive current as well as the high switching current through the MOSFETs and low-side diode. It is important to note that the SC415 has only one power ground pin (PAD, pin 25), which must drive DL for both side1 and side2. As such, the low-side MOSFET and diode will need to be near the IC.

Grounds (3) and (4) are low-current and intended for lownoise VOUT/FB ripple sensing. Note that there is only one analog ground pin (RTN, pin 9) which shared between sides 1 and 2.

Proper connection between the grounds is needed for good operation. Generally, all ground connections between the power components and the SC415 should be short and direct, without vias where possible. Each side has significant high-current switching in the ground path, moving between the input capacitors, the lowside MOSFET, the low-side diode if used, and the output capacitors. Moreover, each side has significant highcurrent pulses to/from the ground PAD, created by the DL drive to the low-side MOSFETs. The DL gate-drive current peaks can be 2 amps or more, with fast switching. As such the ground connection between the low-side MOSFETs and the ground PAD should be as short and wide as practical.

Note that the ground PAD, which is the return path for the high-noise DL drive current, is not accessible on the top layer of the pcb, due to the other pins. The ground

## Applications Information (continued)

PAD connection to the MOSFETs must therefore be done on an inner or bottom layer. For this reason, it is best to place the low-side MOSFET on the opposite side of the pcb, to allow a wide and direct connection to the ground PAD on the bottom layer. Otherwise an inner layer must be used for the ground PAD connection; if needed, this should be done with many vias to minimize the highfrequency impedance. This applies to both side1 and side2 MOSFETs.

The remaining power devices should then be placed with their ground pins near each other, and near the IC. That is, the ground connections between the IC, the low-side MOSFET, the low-side diode (if used), the input capacitors, and the output capacitor, should be short. The other nonground power connections (from input cap to high-side MOSFET, from MOSFETs to inductor, and from inductor to output capacitor) should be short and wide as well, to minimize the loop length and area.

Use short, wide traces from the DL/DH pins to the MOSFETs to reduce parasitic impedance; the low-side MOSFET is most critical. Maintain a length to width ratio of $<20: 1$ for gate drive signals. Use multiple vias as required for current handling (and to reduce parasitics) if routed on more than one layer.

When placing the power components, also be aware that the VOUT signal must route back to the analog components. It is important that this feedback signal not cross the DH/DL/BST or other high-noise power signals. Place and rotate the power components in a way that allows the VOUT trace to get from the output capacitor to the analog components without crossing the high-noise power signals (DH/DL/BST, etc).

The analog components are those which connect to the FB and VOUT pins. The FB pins are sensitive so the copper area of these traces should be minimized. Components connected to FB should be placed directly near the IC and should not be placed over or near the gate drive or power signals (DL/DH/BST/LIIM/LX/VDD).

Overall placement should look similar to this:


Figure 18

The connection between power ground (PAD) and analog ground (RTN) should be done at a single point directly at the IC. The analog components should be placed in their own ground island which connects to the PAD directly at the IC, and all analog components should connect directly to this island.

The VDD supply decoupling capacitors should connect to the IC with short traces, with multiple vias if needed.

Connect the ILIM traces to the low-side MOSFET directly at the drain pins, and route these traces over to the ILIM resistor on another layer if needed.

Route the VOUT/FB feedback traces in a "quiet" layer, away from noise sources. Avoid routing near any of the highnoise switching signals or other noise sources.

## Typical Characteristics





Frequency vs. Load, VOUT1 at $\mathbf{1 . 8 V}$


Frequency vs. Load, VOUT2 at 1.5V


## Typical Characteristics (continued)




VOUT1 Efficiency, 1.8V PSave Disabled



Load Step VOUT2, 1.5V


## Typical Characteristics (continued)

Load Release VOUT1, 1.8V PSAVE Enabled


Load Release VOUT1, 1.8V PSAVE Disabled


Load Release VOUT2, 1.5V PSAVE Enabled


Load Release VOUT2, 1.5V PSAVE Disabled



Shutdown VOUT1, 1.8V No Load


Shutdown VOUT1, 1.8V 2A Load


Startup VOUT2 1.5V


Shutdown VOUT2, 1.5V No Load


Shutdown VOUT2, 1.5V 2A Load


## Reference Design



## Bill of Materials

| Component | Value | Manufacturer | Part Number | Web |
| :---: | :---: | :---: | :---: | :---: |
| C1,C2,C5,C6 | $10 \mathrm{uF}, 25 \mathrm{~V}$ | Murata | GRM32DR71E106KA12L | www.murata.com |
| C10,C11 | $330 \mathrm{uF} / 6 \mathrm{~m} \Omega / 2 \mathrm{~V}$ | Panasonic | EEFSXOD331XR | www.panasonic.com |
| D1,D2 | $200 \mathrm{~mA} / 30 \mathrm{~V}$ | OnSemi | BAT54A | www.onsemi.com |
| D3,D4 | $1 \mathrm{~A} / 40 \mathrm{~V}$ | OnSemi | MBSR140LT3 | www.onsemi.com |
| L1,L2 | $1.5 \mathrm{uH} / 19 \mathrm{~A}$ | Vishay | IHLP5050CER1R5M01 | www.vishay.com |
| Q1,Q2 | $30 \mathrm{~V} / 12.5 \mathrm{~m} \Omega$ | I.R. | IRF7821 | www.irf.com |
| Q3,Q4 | $30 \mathrm{~V} / 12.5 \mathrm{~m} \Omega$ | I.R. | IRF7832 | www.irf.com |

## Outline Drawing - MLPQ-24 4x4



## Land Pattern- MLPQ-24 4x4



NOTES:

1. THIS LAND PATTERN IS FOR REFERENCE PURPOSES ONLY. CONSULT YOUR MANUFACTURING GROUP TO ENSURE YOUR COMPANY'S MANUFACTURING GUIDELINES ARE MET.

## Contact Information

Semtech Corporation
Power Management Products Division
200 Flynn Road, Camarillo, CA 93012
Phone: (805) 498-2111 Fax: (805) 498-3804
www.semtech.com

